DE3586377T2 - Halbleiterspeicheranordnung. - Google Patents

Halbleiterspeicheranordnung.

Info

Publication number
DE3586377T2
DE3586377T2 DE8585306464T DE3586377T DE3586377T2 DE 3586377 T2 DE3586377 T2 DE 3586377T2 DE 8585306464 T DE8585306464 T DE 8585306464T DE 3586377 T DE3586377 T DE 3586377T DE 3586377 T2 DE3586377 T2 DE 3586377T2
Authority
DE
Germany
Prior art keywords
lines
column
input
matrix
bln
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8585306464T
Other languages
German (de)
English (en)
Other versions
DE3586377D1 (de
Inventor
Yoshihiro Takemae
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE3586377D1 publication Critical patent/DE3586377D1/de
Publication of DE3586377T2 publication Critical patent/DE3586377T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1036—Read-write modes for single port memories, i.e. having either a random port or a serial port using data shift registers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System (AREA)
DE8585306464T 1984-09-11 1985-09-11 Halbleiterspeicheranordnung. Expired - Lifetime DE3586377T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59188891A JPS6167154A (ja) 1984-09-11 1984-09-11 半導体記憶装置

Publications (2)

Publication Number Publication Date
DE3586377D1 DE3586377D1 (de) 1992-08-27
DE3586377T2 true DE3586377T2 (de) 1993-01-07

Family

ID=16231689

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8585306464T Expired - Lifetime DE3586377T2 (de) 1984-09-11 1985-09-11 Halbleiterspeicheranordnung.

Country Status (5)

Country Link
US (1) US4773049A (en:Method)
EP (1) EP0174845B1 (en:Method)
JP (1) JPS6167154A (en:Method)
KR (1) KR920001327B1 (en:Method)
DE (1) DE3586377T2 (en:Method)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62202537A (ja) * 1986-02-19 1987-09-07 Hitachi Ltd 半導体集積回路装置
US5165039A (en) * 1986-03-28 1992-11-17 Texas Instruments Incorporated Register file for bit slice processor with simultaneous accessing of plural memory array cells
JPS63225991A (ja) * 1987-03-16 1988-09-20 Hitachi Ltd 半導体記憶装置
JPS63266576A (ja) * 1987-04-24 1988-11-02 Hitachi Ltd デイジタル信号処理装置
KR970008786B1 (ko) * 1987-11-02 1997-05-29 가부시기가이샤 히다찌세이사꾸쇼 반도체 집적회로
JPH01120660A (ja) * 1987-11-04 1989-05-12 Nec Corp マイクロコンピュータ装置
US4916670A (en) * 1988-02-02 1990-04-10 Fujitsu Limited Semiconductor memory device having function of generating write signal internally
US5212780A (en) * 1988-05-09 1993-05-18 Microchip Technology Incorporated System for single cycle transfer of unmodified data to a next sequentially higher address in a semiconductor memory
EP0361497B1 (en) * 1988-09-29 1996-02-28 Nec Corporation Program/data memory employed in microcomputer system
DE59009411D1 (de) * 1989-09-08 1995-08-24 Siemens Ag Schaltungsanordnung für Fernmeldevermittlungsanlagen, insbesondere Fernsprechvermittlungsanlagen, mit mittels Adressen ansteuerbaren Schaltelementen umfassenden Schalteinrichtungen.
US5247655A (en) * 1989-11-07 1993-09-21 Chips And Technologies, Inc. Sleep mode refresh apparatus
US4985871A (en) * 1989-11-13 1991-01-15 Chips And Technologies, Inc. Memory controller for using reserved dram addresses for expanded memory space
DE4114744C1 (en:Method) * 1991-05-06 1992-05-27 Siemens Ag, 8000 Muenchen, De
JPH0589663A (ja) * 1991-09-27 1993-04-09 Mitsubishi Electric Corp 半導体記憶装置およびその出力制御方法
US5363337A (en) * 1992-07-15 1994-11-08 Micron Technology, Inc. Integrated circuit memory with variable addressing of memory cells
JP3096362B2 (ja) 1992-10-26 2000-10-10 沖電気工業株式会社 シリアルアクセスメモリ
JPH06149662A (ja) * 1992-11-02 1994-05-31 Toshiba Corp Ｒｏｍバースト転送の連続読みだし拡大方式およびその方式を用いたｒｏｍ内蔵型マイクロコンピュータシステム
US5526316A (en) * 1994-04-29 1996-06-11 Winbond Electronics Corp. Serial access memory device
US5442588A (en) * 1994-08-16 1995-08-15 Cirrus Logic, Inc. Circuits and methods for refreshing a dual bank memory
US5506810A (en) * 1994-08-16 1996-04-09 Cirrus Logic, Inc. Dual bank memory and systems using the same
JP3824689B2 (ja) * 1995-09-05 2006-09-20 株式会社ルネサステクノロジ 同期型半導体記憶装置
US5748559A (en) * 1996-01-17 1998-05-05 Cypress Semiconductor Corporation Circuit for high speed serial programming of programmable logic devices
US6034921A (en) * 1997-11-26 2000-03-07 Motorola, Inc. Method, apparatus, pager, and cellular telephone for accessing information from a memory unit utilizing a sequential select unit
US7893772B1 (en) 2007-12-03 2011-02-22 Cypress Semiconductor Corporation System and method of loading a programmable counter

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4044339A (en) * 1975-12-15 1977-08-23 Honeywell Inc. Block oriented random access memory
US4321695A (en) * 1979-11-23 1982-03-23 Texas Instruments Incorporated High speed serial access semiconductor memory with fault tolerant feature
JPS5727477A (en) * 1980-07-23 1982-02-13 Nec Corp Memory circuit
JPS57117168A (en) * 1981-01-08 1982-07-21 Nec Corp Memory circuit
JPS59104791A (ja) * 1982-12-04 1984-06-16 Fujitsu Ltd 半導体記憶装置
JPS59124092A (ja) * 1982-12-29 1984-07-18 Fujitsu Ltd メモリ装置
US4586167A (en) * 1983-01-24 1986-04-29 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
JPS59135695A (ja) * 1983-01-24 1984-08-03 Mitsubishi Electric Corp 半導体記憶装置
US4618947B1 (en) * 1984-07-26 1998-01-06 Texas Instruments Inc Dynamic memory with improved address counter for serial modes

Also Published As

Publication number Publication date
EP0174845B1 (en) 1992-07-22
JPH0255878B2 (en:Method) 1990-11-28
KR920001327B1 (en) 1992-02-10
EP0174845A3 (en) 1989-08-16
US4773049A (en) 1988-09-20
EP0174845A2 (en) 1986-03-19
DE3586377D1 (de) 1992-08-27
KR860002874A (ko) 1986-04-30
JPS6167154A (ja) 1986-04-07

Similar Documents

Publication Publication Date Title
DE3586377T2 (de) Halbleiterspeicheranordnung.
DE68928213T2 (de) Inhaltadressierte Speicherzellenanordnung
DE3586523T2 (de) Halbleiterspeicheranordnung mit einer seriellen dateneingangs- und ausgangsschaltung.
DE69828564T2 (de) Kombinierter nichtflüchtiger programm-/datenspeicher für gleichzeitiges lesen von programmen und schreiben von daten
DE69127518T2 (de) Digitalrechner, der eine Anlage für das aufeinanderfolgende Auffrischen einer erweiterbaren dynamischen RAM-Speicherschaltung hat
DE2803989C2 (de) Digitaldatenspeicher mit wahlfreiem Zugriff
DE68907518T2 (de) Inhaltsadressierte Speicheranordnung.
DE3686994T2 (de) Halbleiterspeicher.
DE68923763T2 (de) Anordnung von Datenzellen und Aufbau von Neuronennetzen, die eine solche Anordnung nutzen.
DE3688640T2 (de) Suchgerät.
DE69125052T2 (de) Halbleiterspeichervorrichtung mit Redundanzschaltung
DE2059917C3 (de) Hybridadressierter Datenspeicher
DE2364254B2 (de) Schaltungsanordnung fuer datenverarbeitende geraete
DE2432559B2 (en:Method)
DE1901343B2 (de) Datenverarbeitungsanlage zur Ausführung von Mateirenrechnungen
DE69121315T2 (de) Festwertspeicheranordnung
DE3783666T2 (de) Halbleiterspeicheranordnung.
DE3786358T2 (de) Halbleiterspeicher mit System zum seriellen Schnellzugriff.
DE3884492T2 (de) Integrierte Halbleiterschaltungsanordnung.
DE2310631A1 (de) Speicherhierarchie fuer ein datenverarbeitungssystem
DE69222793T2 (de) Halbleiterspeicheranordnung
DE69717054T2 (de) Verbesserungen an oder bezüglich integrierten Schaltungen
DE2946119C2 (de) Datenverarbeitungseinrichtung mit einer Vielzahl von Datenverarbeitungselementen, denen ein einziger Strom von Steuersignalen zugeführt wird
DE3687085T2 (de) Mit hoher geschwindigkeit arbeitende kellerschaltung fuer ein datenregister in einem mikrorechner.
DE69025782T2 (de) Registerbankschaltung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition