DE3278181D1 - Method for manufacturing semiconductor device - Google Patents

Method for manufacturing semiconductor device

Info

Publication number
DE3278181D1
DE3278181D1 DE8282104717T DE3278181T DE3278181D1 DE 3278181 D1 DE3278181 D1 DE 3278181D1 DE 8282104717 T DE8282104717 T DE 8282104717T DE 3278181 T DE3278181 T DE 3278181T DE 3278181 D1 DE3278181 D1 DE 3278181D1
Authority
DE
Germany
Prior art keywords
semiconductor device
manufacturing semiconductor
manufacturing
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE8282104717T
Other languages
German (de)
English (en)
Inventor
Yoshitaka Sasaki
Koichi Kanzaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of DE3278181D1 publication Critical patent/DE3278181D1/de
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H10D62/151—Source or drain regions of field-effect devices of IGFETs 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D10/00—Bipolar junction transistors [BJT]
    • H10D10/01—Manufacture or treatment
    • H10D10/051—Manufacture or treatment of vertical BJTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • H10D30/0227—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate having both lightly-doped source and drain extensions and source and drain regions self-aligned to the sides of the gate, e.g. lightly-doped drain [LDD] MOSFET or double-diffused drain [DDD] MOSFET
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/021—Manufacture or treatment using multiple gate spacer layers, e.g. bilayered sidewall spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/251—Source or drain electrodes for field-effect devices
    • H10D64/258—Source or drain electrodes for field-effect devices characterised by the relative positions of the source or drain electrodes with respect to the gate electrode
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
    • H10P76/40—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials
    • H10P76/408—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials characterised by their sizes, orientations, dispositions, behaviours or shapes
    • H10P76/4085—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials characterised by their sizes, orientations, dispositions, behaviours or shapes characterised by the processes involved to create the masks
DE8282104717T 1981-06-02 1982-05-28 Method for manufacturing semiconductor device Expired DE3278181D1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56084599A JPS57199221A (en) 1981-06-02 1981-06-02 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
DE3278181D1 true DE3278181D1 (en) 1988-04-07

Family

ID=13835142

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8282104717T Expired DE3278181D1 (en) 1981-06-02 1982-05-28 Method for manufacturing semiconductor device

Country Status (3)

Country Link
EP (1) EP0066280B1 (https=)
JP (1) JPS57199221A (https=)
DE (1) DE3278181D1 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5933829A (ja) * 1982-08-20 1984-02-23 Hitachi Ltd 半導体装置の製造方法
DE3583472D1 (de) * 1984-08-28 1991-08-22 Toshiba Kawasaki Kk Verfahren zum herstellen einer halbleiteranordnung mit gateelektrode.
US4658496A (en) * 1984-11-29 1987-04-21 Siemens Aktiengesellschaft Method for manufacturing VLSI MOS-transistor circuits
GB2178593B (en) * 1985-08-02 1989-07-26 Stc Plc Transistor manufacture
US4784966A (en) * 1987-06-02 1988-11-15 Texas Instruments Incorporated Self-aligned NPN bipolar transistor built in a double polysilicon CMOS technology
US5005066A (en) * 1987-06-02 1991-04-02 Texas Instruments Incorporated Self-aligned NPN bipolar transistor built in a double polysilicon CMOS technology
US4774204A (en) * 1987-06-02 1988-09-27 Texas Instruments Incorporated Method for forming self-aligned emitters and bases and source/drains in an integrated circuit
GB2214349B (en) * 1988-01-19 1991-06-26 Standard Microsyst Smc Process for fabricating mos devices
DE69133410T2 (de) * 1990-03-08 2005-09-08 Fujitsu Ltd., Kawasaki Schichtstruktur mit einem Kontaktloch für Flossenkondensatoren in Drams und Verfahren zur Herstellung derselben
JPH08321512A (ja) * 1995-05-25 1996-12-03 Murata Mfg Co Ltd 電界効果トランジスタとその製造方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4209349A (en) * 1978-11-03 1980-06-24 International Business Machines Corporation Method for forming a narrow dimensioned mask opening on a silicon body utilizing reactive ion etching
US4256514A (en) * 1978-11-03 1981-03-17 International Business Machines Corporation Method for forming a narrow dimensioned region on a body
JPS57112028A (en) * 1980-12-29 1982-07-12 Fujitsu Ltd Manufacture of semiconductor device

Also Published As

Publication number Publication date
EP0066280A2 (en) 1982-12-08
EP0066280B1 (en) 1988-03-02
EP0066280A3 (en) 1985-01-23
JPS57199221A (en) 1982-12-07
JPH0437580B2 (https=) 1992-06-19

Similar Documents

Publication Publication Date Title
DE3265339D1 (en) Method for manufacturing semiconductor device
DE3366564D1 (en) Method for manufacturing semiconductor device
DE3278799D1 (en) Method for manufacturing three-dimensional semiconductor device
EP0097379A3 (en) Method for manufacturing semiconductor devices
EP0169574A3 (en) Apparatus for manufacturing semiconductor device
DE3271995D1 (en) Method of manufacturing a semiconductor device
DE3168688D1 (en) Method for manufacturing a semiconductor device
DE3278871D1 (en) Stacked semiconductor device and method for manufacturing the device
DE3277268D1 (en) Chip-array-constructed semiconductor device
DE3276920D1 (en) Semiconductor device
JPS56140671A (en) Method of manufacturing semiconductor device
JPS56152272A (en) Method of manufacturing semiconductor device
JPS57154879A (en) Semiconductor device
JPS56144545A (en) Method of manufacturing semiconductor device
KR910001908B1 (en) Semiconductor device
JPS57143860A (en) Semiconductor device
JPS56144543A (en) Method of manufacturing semiconductor device
JPS56140668A (en) Method of manufacturing semiconductor device
GB2097585B (en) Semiconductor device
GB2128401B (en) Method of manufacturing semiconductor device
JPS56114352A (en) Method of manufacturing semiconductor device
KR900008667B1 (en) A method for manufacturing semiconductor memory device
JPS57153442A (en) Semiconductor device
DE3464670D1 (en) A method for manufacturing a semiconductor device
EP0130847A3 (en) Semiconductor device manufacturing method

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee