DE2755608A1 - Wartungseinrichtung in einem dv-system - Google Patents

Wartungseinrichtung in einem dv-system

Info

Publication number
DE2755608A1
DE2755608A1 DE19772755608 DE2755608A DE2755608A1 DE 2755608 A1 DE2755608 A1 DE 2755608A1 DE 19772755608 DE19772755608 DE 19772755608 DE 2755608 A DE2755608 A DE 2755608A DE 2755608 A1 DE2755608 A1 DE 2755608A1
Authority
DE
Germany
Prior art keywords
register
signals
control
circuits
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19772755608
Other languages
German (de)
English (en)
Inventor
Earnest M Monahan
Marion G Porter
John M Woods
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Original Assignee
Honeywell Information Systems Italia SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Italia SpA filed Critical Honeywell Information Systems Italia SpA
Publication of DE2755608A1 publication Critical patent/DE2755608A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0766—Error or fault reporting or storing
    • G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0745—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in an input/output transactions management context
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2294—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by remote test

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
  • Debugging And Monitoring (AREA)
  • Hardware Redundancy (AREA)
DE19772755608 1976-12-20 1977-12-14 Wartungseinrichtung in einem dv-system Withdrawn DE2755608A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/752,345 US4091455A (en) 1976-12-20 1976-12-20 Input/output maintenance access apparatus

Publications (1)

Publication Number Publication Date
DE2755608A1 true DE2755608A1 (de) 1978-06-22

Family

ID=25025922

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19772755608 Withdrawn DE2755608A1 (de) 1976-12-20 1977-12-14 Wartungseinrichtung in einem dv-system

Country Status (7)

Country Link
US (1) US4091455A (enExample)
JP (1) JPS5394746A (enExample)
AU (1) AU510380B2 (enExample)
CA (1) CA1119273A (enExample)
DE (1) DE2755608A1 (enExample)
FR (1) FR2374687A1 (enExample)
GB (1) GB1595970A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0119267A4 (en) * 1982-09-21 1985-03-06 Advanced Micro Devices Inc DIAGNOSTIC CIRCUIT FOR DIGITAL SYSTEMS.

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4205374A (en) * 1978-10-19 1980-05-27 International Business Machines Corporation Method and means for CPU recovery of non-logged data from a storage subsystem subject to selective resets
US4258417A (en) * 1978-10-23 1981-03-24 International Business Machines Corporation System for interfacing between main store memory and a central processor
USRE36989E (en) * 1979-10-18 2000-12-12 Storage Technology Corporation Virtual storage system and method
US4467421A (en) * 1979-10-18 1984-08-21 Storage Technology Corporation Virtual storage system and method
US4320450A (en) * 1979-10-30 1982-03-16 Honeywell Inc. Protection apparatus for multiple processor systems
US4271468A (en) * 1979-11-06 1981-06-02 International Business Machines Corp. Multiprocessor mechanism for handling channel interrupts
US4443850A (en) * 1981-12-01 1984-04-17 Burroughs Corporation Interface circuit for subsystem controller
US4562533A (en) * 1981-12-03 1985-12-31 Ncr Corporation Data communications system to system adapter
DE3241376A1 (de) * 1982-11-09 1984-05-10 Siemens AG, 1000 Berlin und 8000 München Dma-steuereinrichtung zur uebertragung von daten zwischen einem datensender und einem datenempfaenger
US4773000A (en) * 1984-01-23 1988-09-20 Raytheon Company DMA for digital computer system
US4870566A (en) * 1984-08-27 1989-09-26 International Business Machines Corp. Scannerless message concentrator and communications multiplexer
US4627054A (en) * 1984-08-27 1986-12-02 International Business Machines Corporation Multiprocessor array error detection and recovery apparatus
US4701845A (en) * 1984-10-25 1987-10-20 Unisys Corporation User interface processor for computer network with maintenance and programmable interrupt capability
US4885683A (en) * 1985-09-27 1989-12-05 Unisys Corporation Self-testing peripheral-controller system
US4760515A (en) * 1985-10-28 1988-07-26 International Business Machines Corporation Arbitration apparatus for determining priority of access to a shared bus on a rotating priority basis
US4788640A (en) * 1986-01-17 1988-11-29 Intel Corporation Priority logic system
US5146565A (en) * 1986-07-18 1992-09-08 Intel Corporation I/O Control system having a plurality of access enabling bits for controlling access to selective ports of an I/O device
JPH0752420B2 (ja) * 1986-09-10 1995-06-05 株式会社日立製作所 入出力装置アドレス方式
JPH029063A (ja) * 1988-06-28 1990-01-12 Nec Corp ディスク制御装置
US4964033A (en) * 1989-01-03 1990-10-16 Honeywell Inc. Microprocessor controlled interconnection apparatus for very high speed integrated circuits
JPH02297228A (ja) * 1989-05-11 1990-12-07 Fujitsu Ltd 障害情報格納方式
US5313590A (en) * 1990-01-05 1994-05-17 Maspar Computer Corporation System having fixedly priorized and grouped by positions I/O lines for interconnecting router elements in plurality of stages within parrallel computer
JP3684590B2 (ja) * 1994-04-25 2005-08-17 カシオ計算機株式会社 リセット制御装置及びリセット制御方法
US5784612A (en) * 1995-05-03 1998-07-21 International Business Machines Corporation Configuration and unconfiguration of distributed computing environment components
US6094605A (en) * 1998-07-06 2000-07-25 Storage Technology Corporation Virtual automated cartridge system
US7376864B1 (en) * 1998-12-30 2008-05-20 Oracle International Corporation Method and system for diagnostic preservation of the state of a computer system
US6834324B1 (en) 2000-04-10 2004-12-21 Storage Technology Corporation System and method for virtual tape volumes
RU2186421C1 (ru) * 2001-02-13 2002-07-27 Государственное унитарное предприятие Центральный научно-исследовательский институт "Гранит" Корабельная боевая информационно-управляющая система
US20030126132A1 (en) * 2001-12-27 2003-07-03 Kavuri Ravi K. Virtual volume management system and method
US8155342B2 (en) * 2002-12-11 2012-04-10 Ira Marlowe Multimedia device integration system
US20050239434A1 (en) * 2002-12-11 2005-10-27 Marlowe Ira M Multimedia device integration system
US20070293183A1 (en) * 2002-12-11 2007-12-20 Ira Marlowe Multimedia device integration system
US7489786B2 (en) * 2002-12-11 2009-02-10 Ira Marlowe Audio device integration system
US20040151327A1 (en) * 2002-12-11 2004-08-05 Ira Marlow Audio device integration system
JP2015501025A (ja) 2011-10-05 2015-01-08 オプテオン コーポレーション 動的環境を監視及び／又は制御するための方法、装置、及びシステム
US9766965B2 (en) * 2015-11-25 2017-09-19 Salesforce.Com, Inc. System and method for monitoring and detecting faulty storage devices
WO2021092257A1 (en) 2019-11-05 2021-05-14 Opteon Corporation Input/output apparatus and methods for monitoring and/or controlling dynamic environments
CN114594991B (zh) * 2020-12-03 2025-10-03 意法半导体股份有限公司 硬件加速器设备、对应的系统和操作方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3921141A (en) * 1973-09-14 1975-11-18 Gte Automatic Electric Lab Inc Malfunction monitor control circuitry for central data processor of digital communication system
DE2612139A1 (de) * 1975-03-26 1976-11-04 Honeywell Inf Systems Ein/ausgang-steuerungssystem

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL153059B (nl) * 1967-01-23 1977-04-15 Bell Telephone Mfg Automatisch telecommunicatie-schakelstelsel.
US3641505A (en) * 1969-06-25 1972-02-08 Bell Telephone Labor Inc Multiprocessor computer adapted for partitioning into a plurality of independently operating systems
US3864670A (en) * 1970-09-30 1975-02-04 Yokogawa Electric Works Ltd Dual computer system with signal exchange system
US3678467A (en) * 1970-10-20 1972-07-18 Bell Telephone Labor Inc Multiprocessor with cooperative program execution
BE789512A (fr) * 1971-09-30 1973-03-29 Siemens Ag Procede et installation pour le traitement des erreurs dans un systeme de traitement de donnees compose d'unites separees
US3805038A (en) * 1972-07-12 1974-04-16 Gte Automatic Electric Lab Inc Data handling system maintenance arrangement for processing system fault conditions
DE2248451C3 (de) * 1972-10-03 1979-11-22 Ibm Deutschland Gmbh, 7000 Stuttgart Prüfverfahren und Schaltungsanordnung in Datenverarbeitungsanlagen
US3806887A (en) * 1973-01-02 1974-04-23 Fte Automatic Electric Labor I Access circuit for central processors of digital communication system
US3828321A (en) * 1973-03-15 1974-08-06 Gte Automatic Electric Lab Inc System for reconfiguring central processor and instruction storage combinations
US3898621A (en) * 1973-04-06 1975-08-05 Gte Automatic Electric Lab Inc Data processor system diagnostic arrangement
US3838261A (en) * 1973-09-14 1974-09-24 Gte Automatic Electric Lab Inc Interrupt control circuit for central processor of digital communication system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3921141A (en) * 1973-09-14 1975-11-18 Gte Automatic Electric Lab Inc Malfunction monitor control circuitry for central data processor of digital communication system
DE2612139A1 (de) * 1975-03-26 1976-11-04 Honeywell Inf Systems Ein/ausgang-steuerungssystem

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0119267A4 (en) * 1982-09-21 1985-03-06 Advanced Micro Devices Inc DIAGNOSTIC CIRCUIT FOR DIGITAL SYSTEMS.

Also Published As

Publication number Publication date
US4091455A (en) 1978-05-23
FR2374687A1 (fr) 1978-07-13
GB1595970A (en) 1981-08-19
CA1119273A (en) 1982-03-02
AU510380B2 (en) 1980-06-19
JPS5394746A (en) 1978-08-19
FR2374687B1 (enExample) 1984-12-14
AU3100777A (en) 1979-06-07

Similar Documents

Publication Publication Date Title
DE2755608A1 (de) Wartungseinrichtung in einem dv-system
DE2806045A1 (de) Dv-system mit pufferspeicher
DE2755952C2 (enExample)
DE2755897C2 (enExample)
DE2750721A1 (de) Ein/ausgabe-system
DE2806024A1 (de) Speichersystem mit fehlerfeststell- und korrekturmoeglichkeit
DE2908316C2 (de) Modular aufgebaute Multiprozessor-Datenverarbeitungsanlage
DE2750299A1 (de) Ein/ausgabe-system
DE2612139A1 (de) Ein/ausgang-steuerungssystem
DE3854594T2 (de) Programmierbare Steuerung mit parallelen Prozessoren.
DE3685876T2 (de) Meister-sklave-mikroprozessorsystem mit einem virtuellen speicher.
DE3851928T2 (de) Steuerung von asynchron arbeitenden Peripheriegeräten.
DE2846495C2 (de) Zentraleinheit
DE2829550C2 (enExample)
DE3486130T2 (de) Uebertragungsleitungssteuerung.
DE2722099C2 (enExample)
DE69131840T2 (de) Verfahren zur Vervielfältigung eines geteilten Speichers
EP0952520B1 (de) Vorrichtung zur fehlertoleranten Ausführung von Programmen
DE2755371A1 (de) Ein/ausgabe-verarbeitungssystem
DE3131341A1 (de) "pufferspeicherorganisation"
DE2500006A1 (de) Wirtsdatenverarbeitungssystem und verfahren zur emulation von eingabe/ausgabe- befehlen
DE2629266A1 (de) Ein/ausgabe-system
EP0228559A1 (de) Fehlertolerante Mehrrechneranordnung
DE2902862A1 (de) Digital-computer mit vielfaeltigkeits-verfahrens-faehigkeit, der den gebrauch eines zusammengesetzten intelligenten speichers und von input/output modulen vorsieht
DE2030812A1 (de) Modulare Datenrechnersysteme

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8125 Change of the main classification

Ipc: G06F 11/00

8130 Withdrawal