DE2436486A1 - Verfahren zur herstellung eines mit einem schutzband versehenen, integrierten mos-schaltungsbauteils - Google Patents
Verfahren zur herstellung eines mit einem schutzband versehenen, integrierten mos-schaltungsbauteilsInfo
- Publication number
- DE2436486A1 DE2436486A1 DE2436486A DE2436486A DE2436486A1 DE 2436486 A1 DE2436486 A1 DE 2436486A1 DE 2436486 A DE2436486 A DE 2436486A DE 2436486 A DE2436486 A DE 2436486A DE 2436486 A1 DE2436486 A1 DE 2436486A1
- Authority
- DE
- Germany
- Prior art keywords
- frame
- shaped structure
- layer
- sections
- lying
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/0188—Manufacturing their isolation regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D99/00—Subject matter not provided for in other groups of this subclass
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/043—Dual dielectric
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/053—Field effect transistors fets
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/106—Masks, special
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US385668A US3888706A (en) | 1973-08-06 | 1973-08-06 | Method of making a compact guard-banded mos integrated circuit device using framelike diffusion-masking structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE2436486A1 true DE2436486A1 (de) | 1975-02-20 |
Family
ID=23522375
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE2436486A Pending DE2436486A1 (de) | 1973-08-06 | 1974-07-29 | Verfahren zur herstellung eines mit einem schutzband versehenen, integrierten mos-schaltungsbauteils |
Country Status (11)
| Country | Link |
|---|---|
| US (1) | US3888706A (https=) |
| JP (1) | JPS5223231B2 (https=) |
| BE (1) | BE818546A (https=) |
| BR (1) | BR7406237D0 (https=) |
| CA (1) | CA1012657A (https=) |
| DE (1) | DE2436486A1 (https=) |
| FR (1) | FR2240527B1 (https=) |
| GB (1) | GB1471355A (https=) |
| IT (1) | IT1015393B (https=) |
| NL (1) | NL7410215A (https=) |
| SE (1) | SE393221B (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2700873A1 (de) * | 1976-01-12 | 1977-07-21 | Hitachi Ltd | Verfahren zur herstellung von komplementaeren isolierschicht-feldeffekttransistoren |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4135955A (en) * | 1977-09-21 | 1979-01-23 | Harris Corporation | Process for fabricating high voltage cmos with self-aligned guard rings utilizing selective diffusion and local oxidation |
| US4950618A (en) * | 1989-04-14 | 1990-08-21 | Texas Instruments, Incorporated | Masking scheme for silicon dioxide mesa formation |
| JP2920546B2 (ja) * | 1989-12-06 | 1999-07-19 | セイコーインスツルメンツ株式会社 | 同極ゲートmisトランジスタの製造方法 |
| EP0505877A2 (en) * | 1991-03-27 | 1992-09-30 | Seiko Instruments Inc. | Impurity doping method with adsorbed diffusion source |
| US5356664A (en) * | 1992-09-15 | 1994-10-18 | Minnesota Mining And Manufacturing Company | Method of inhibiting algae growth on asphalt shingles |
| US7541247B2 (en) * | 2007-07-16 | 2009-06-02 | International Business Machines Corporation | Guard ring structures for high voltage CMOS/low voltage CMOS technology using LDMOS (lateral double-diffused metal oxide semiconductor) device fabrication |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3475234A (en) * | 1967-03-27 | 1969-10-28 | Bell Telephone Labor Inc | Method for making mis structures |
| US3576478A (en) * | 1969-07-22 | 1971-04-27 | Philco Ford Corp | Igfet comprising n-type silicon substrate, silicon oxide gate insulator and p-type polycrystalline silicon gate electrode |
| US3646665A (en) * | 1970-05-22 | 1972-03-07 | Gen Electric | Complementary mis-fet devices and method of fabrication |
| US3730787A (en) * | 1970-08-26 | 1973-05-01 | Bell Telephone Labor Inc | Method of fabricating semiconductor integrated circuits using deposited doped oxides as a source of dopant impurities |
| US3673471A (en) * | 1970-10-08 | 1972-06-27 | Fairchild Camera Instr Co | Doped semiconductor electrodes for mos type devices |
| NL173110C (nl) * | 1971-03-17 | 1983-12-01 | Philips Nv | Werkwijze ter vervaardiging van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een uit ten minste twee deellagen van verschillend materiaal samengestelde maskeringslaag wordt aangebracht. |
-
1973
- 1973-08-06 US US385668A patent/US3888706A/en not_active Expired - Lifetime
-
1974
- 1974-06-25 IT IT24413/74A patent/IT1015393B/it active
- 1974-07-15 CA CA204,726A patent/CA1012657A/en not_active Expired
- 1974-07-29 GB GB3331474A patent/GB1471355A/en not_active Expired
- 1974-07-29 DE DE2436486A patent/DE2436486A1/de active Pending
- 1974-07-30 NL NL7410215A patent/NL7410215A/xx not_active Application Discontinuation
- 1974-07-30 BR BR6237/74A patent/BR7406237D0/pt unknown
- 1974-08-05 FR FR7427141A patent/FR2240527B1/fr not_active Expired
- 1974-08-05 SE SE7410035A patent/SE393221B/xx unknown
- 1974-08-06 JP JP49090664A patent/JPS5223231B2/ja not_active Expired
- 1974-08-06 BE BE147340A patent/BE818546A/xx unknown
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2700873A1 (de) * | 1976-01-12 | 1977-07-21 | Hitachi Ltd | Verfahren zur herstellung von komplementaeren isolierschicht-feldeffekttransistoren |
Also Published As
| Publication number | Publication date |
|---|---|
| NL7410215A (nl) | 1975-02-10 |
| SE393221B (sv) | 1977-05-02 |
| FR2240527B1 (https=) | 1978-11-24 |
| BR7406237D0 (pt) | 1975-05-27 |
| BE818546A (fr) | 1974-12-02 |
| SE7410035L (https=) | 1975-02-07 |
| GB1471355A (en) | 1977-04-27 |
| AU7192274A (en) | 1976-02-05 |
| FR2240527A1 (https=) | 1975-03-07 |
| CA1012657A (en) | 1977-06-21 |
| JPS5046082A (https=) | 1975-04-24 |
| JPS5223231B2 (https=) | 1977-06-22 |
| IT1015393B (it) | 1977-05-10 |
| US3888706A (en) | 1975-06-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69029618T2 (de) | Verfahren zur Herstellung nichtflüchtiger Halbleiterspeicher | |
| DE3587231T2 (de) | Verfahren zum herstellen einer dmos-halbleiteranordnung. | |
| DE2212049C2 (de) | Verfahren zur Herstellung einer Halbleiteranordnung und Verfahren zur Herstellung eines Transistors | |
| EP0239652B1 (de) | Verfahren zum Herstellen einer monolithisch integrierten Schaltung mit mindestens einem bipolaren Planartransistor | |
| DE2311915B2 (de) | Verfahren zur herstellung von elektrisch leitenden verbindungen zwischen source- und drain-bereichen in integrierten mos-schaltkreisen | |
| DE2646308C3 (de) | Verfahren zum Herstellen nahe beieinander liegender elektrisch leitender Schichten | |
| DE1764401C3 (de) | Feldeffekttransistor mit isolierter Steuerelektrode und Verfahren zu seiner Herstellung | |
| DE2916364C2 (https=) | ||
| DE4208537C2 (de) | MOS-FET-Struktur und Verfahren zu deren Herstellung | |
| DE69505348T2 (de) | Hochspannungs-MOSFET mit Feldplatten-Elektrode und Verfahren zur Herstellung | |
| DE19535140A1 (de) | Lateraler MOSFET mit hoher Stehspannung und einem Graben sowie Verfahren zu dessen Herstellung | |
| DE2125303A1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung und durch dieses Verfahren hergestellte Halbleiteranordnung | |
| DE3145231A1 (de) | Halbleiteranordnung fuer hohe spannungen | |
| DE3816002A1 (de) | Hochleistungs-mos-feldeffekttransistor sowie integrierte steuerschaltung hierfuer | |
| CH623959A5 (https=) | ||
| DE2546314A1 (de) | Feldeffekt-transistorstruktur und verfahren zur herstellung | |
| DE2133184A1 (de) | Verfahren zum Herstellen von Halbleiterbauteilen | |
| DE2928923A1 (de) | Halbleitervorrichtung | |
| DE2922016A1 (de) | Vlsi-schaltungen | |
| DE2807138A1 (de) | Verfahren zum herstellen eines halbleiterbauelements | |
| DE2351437B2 (de) | Verfahren zum Herstellen von Halbleiterbauelementen mit mindestens zwei Schichten aus elektrisch leitendem Material | |
| EP0129045A1 (de) | Verfahren zum Herstellen eines integrierten Isolierschicht-Feldeffekttransistors mit zur Gateelektrode selbstausgerichteten Kontakten | |
| DE1589687B2 (de) | Festkörperschaltung mit isolierten Feldeffekttransistoren und Verfahren zu ihrer Herstellung | |
| DE3888457T2 (de) | Verfahren zum Herstellen einer Halbleitervorrichtung. | |
| DE2436517A1 (de) | Halbleiter-bauteil mit einem feldeffekt-transistor mit isolierter gateelektrode, sowie verfahren zur herstellung desselben |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| OHN | Withdrawal |