DE112005002314T5 - Mechanismus zum Erzeugen eingeschränkter und uneingeschränkter Ausführungsumgebungen - Google Patents

Mechanismus zum Erzeugen eingeschränkter und uneingeschränkter Ausführungsumgebungen Download PDF

Info

Publication number
DE112005002314T5
DE112005002314T5 DE112005002314T DE112005002314T DE112005002314T5 DE 112005002314 T5 DE112005002314 T5 DE 112005002314T5 DE 112005002314 T DE112005002314 T DE 112005002314T DE 112005002314 T DE112005002314 T DE 112005002314T DE 112005002314 T5 DE112005002314 T5 DE 112005002314T5
Authority
DE
Germany
Prior art keywords
thread
access
restricted
unrestricted
chipset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
DE112005002314T
Other languages
German (de)
English (en)
Inventor
David Folsom Poisner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE112005002314T5 publication Critical patent/DE112005002314T5/de
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/468—Specific access rights for resources, e.g. using capability register
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Computer Security & Cryptography (AREA)
  • Storage Device Security (AREA)
DE112005002314T 2004-10-27 2005-10-27 Mechanismus zum Erzeugen eingeschränkter und uneingeschränkter Ausführungsumgebungen Ceased DE112005002314T5 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/974,217 US7797728B2 (en) 2004-10-27 2004-10-27 Mechanism to generate restricted and unrestricted execution environments
US10/974,217 2004-10-27
PCT/US2005/039048 WO2006047762A1 (en) 2004-10-27 2005-10-27 Mechanism to generate restricted and unrestricted execution environments

Publications (1)

Publication Number Publication Date
DE112005002314T5 true DE112005002314T5 (de) 2007-09-06

Family

ID=35811715

Family Applications (1)

Application Number Title Priority Date Filing Date
DE112005002314T Ceased DE112005002314T5 (de) 2004-10-27 2005-10-27 Mechanismus zum Erzeugen eingeschränkter und uneingeschränkter Ausführungsumgebungen

Country Status (7)

Country Link
US (1) US7797728B2 (https=)
JP (1) JP4603585B2 (https=)
CN (1) CN101031922A (https=)
DE (1) DE112005002314T5 (https=)
GB (2) GB2434468B (https=)
TW (1) TWI294097B (https=)
WO (1) WO2006047762A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8095517B2 (en) * 2007-02-08 2012-01-10 Blue Coat Systems, Inc. Method and system for policy-based protection of application data
JP5444628B2 (ja) * 2008-03-31 2014-03-19 富士通株式会社 情報端末装置および情報処理方法
US8910165B2 (en) * 2009-10-14 2014-12-09 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Providing thread specific protection levels

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4442484A (en) * 1980-10-14 1984-04-10 Intel Corporation Microprocessor memory management and protection mechanism
US5038281A (en) 1986-09-19 1991-08-06 International Business Machines Corporation Acceleration of system interrupts between operating systems in guest-host relationship
US5596718A (en) * 1992-07-10 1997-01-21 Secure Computing Corporation Secure computer network using trusted path subsystem which encrypts/decrypts and communicates with user through local workstation user I/O devices without utilizing workstation processor
US5901312A (en) * 1994-12-13 1999-05-04 Microsoft Corporation Providing application programs with unmediated access to a contested hardware resource
US5900025A (en) 1995-09-12 1999-05-04 Zsp Corporation Processor having a hierarchical control register file and methods for operating the same
US5845129A (en) * 1996-03-22 1998-12-01 Philips Electronics North America Corporation Protection domains in a single address space
US6349355B1 (en) 1997-02-06 2002-02-19 Microsoft Corporation Sharing executable modules between user and kernel threads
US6389449B1 (en) 1998-12-16 2002-05-14 Clearwater Networks, Inc. Interstream control and communications for multi-streaming digital processors
US6192395B1 (en) * 1998-12-23 2001-02-20 Multitude, Inc. System and method for visually identifying speaking participants in a multi-participant networked event
US6438671B1 (en) * 1999-07-01 2002-08-20 International Business Machines Corporation Generating partition corresponding real address in partitioned mode supporting system
FR2811096A1 (fr) * 2000-06-28 2002-01-04 St Microelectronics Sa Microprocesseur securise comprenant un systeme d'attribution de droits a des librairies
US6684262B1 (en) 2000-10-25 2004-01-27 International Business Machines Corporation Method and system for controlling peripheral device interface behavior using thread registration
US7448025B2 (en) 2000-12-29 2008-11-04 Intel Corporation Qualification of event detection by thread ID and thread privilege level
JP4054572B2 (ja) * 2001-12-17 2008-02-27 キヤノン株式会社 アプリケーション実行システム
US6925643B2 (en) 2002-10-11 2005-08-02 Sandbridge Technologies, Inc. Method and apparatus for thread-based memory access in a multithreaded processor
US7152167B2 (en) 2002-12-11 2006-12-19 Intel Corporation Apparatus and method for data bus power control

Also Published As

Publication number Publication date
GB0706013D0 (en) 2007-05-09
WO2006047762A1 (en) 2006-05-04
GB0705991D0 (en) 2007-05-09
US20060101463A1 (en) 2006-05-11
JP2008518363A (ja) 2008-05-29
TWI294097B (en) 2008-03-01
GB2434468A8 (https=) 2007-07-26
GB2434468B (en) 2009-05-27
US7797728B2 (en) 2010-09-14
JP4603585B2 (ja) 2010-12-22
CN101031922A (zh) 2007-09-05
TW200630877A (en) 2006-09-01
GB2434468A (en) 2007-07-25

Similar Documents

Publication Publication Date Title
DE10394383B4 (de) Verfahren und Vorrichtung zum Laden eines vertrauenswürdigen Betriebssystems
DE60224060T2 (de) Verwendung von daten gespeichert in einem lese-zerstörenden speicher
DE112005003340B4 (de) Mechanismus zum Bestimmen der Vertrauenswürdigkeit von Außerbandverwaltungsagenten
DE69724862T2 (de) Verfahren und Anordnung für die Zugangs- und Informationsverfälschungskontrolle in Rechnersystemen
DE10195999B3 (de) Computersystem mit einer in einem Chipsatz enthaltenen Speichersteuereinrichtung zum Kontrollieren von Zugriffen auf einen isolierten Speicher für eine isolierte Ausführung
DE69619186T2 (de) Gerät für die ausführung eines verschlüsselten progamms
EP0155399A2 (de) Schutzanordnung zur Verhinderung der unerlaubten Ausführung eines Programms
DE19919137A1 (de) Grenzsignal-Thread
DE3751047T2 (de) Softwareschutzsystem einschliesslich eines Einschlüsselkryptosystems, eines auf Hardware beruhenden Genehmigungssystems und eines geschützten Zusatzprozessors.
DE102007063528A1 (de) System und Verfahren zum Schützen eines Sicherheitsbereichs eines Systems
DE10196440B4 (de) Steuern des Zugriffs auf mehrere isolierte Speicher in einer isolierten Ausführungsumgebung
DE112009000344T5 (de) Zugriffsrechte auf eine Speicher-Map
DE112017008158T5 (de) Dateienvorababrufeinplanung für cachespeicher zur verringerung von latenzen
DE112019007230T5 (de) Multimodus-Geschützter-Speicher
DE60002687T2 (de) Techniken zum gewähren des zugriffs durch eine kontextsperre in einem gerät mit kleinem platzbedarf unter verwendung von laufzeitumgebungsprivilegien
DE102013224578A1 (de) Codeschutz unter verwendung von online-authentifizierung und verschlüsselter ausführung von code
DE69032346T2 (de) Verfahren und System zur Sicherung von Datenendgeräten
DE102019110440A1 (de) Replay-Schutz für Speicher auf der Basis eines Schlüsselauffrischens
DE60100363T2 (de) Sequenznummerierungsmechanismus zur sicherung der ausführungsordnungs-integrietät von untereinander abhängigen smart-card anwendungen
DE10297686B4 (de) System und Verfahren zum Steuern der Zugriffe zwischen einzelnen Geräten innerhalb eines Computersystems
DE102005022893B3 (de) Verfahren zum Zugreifen auf Speicherbereiche einer Speicherkarte durch eine anfordernde Anwendung und Speicherkarte
DE602004002241T2 (de) Schutz eines auf ausführungwartenden Programms in einem Speicher für einen Mikroprozessor
DE10297223T5 (de) Verfahren zur Gewährleistung einer Datenbanksicherheit
DE112005002314T5 (de) Mechanismus zum Erzeugen eingeschränkter und uneingeschränkter Ausführungsumgebungen
DE112017003659T5 (de) Kontextbasiertes schutzsystem

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
R002 Refusal decision in examination/registration proceedings
R003 Refusal decision now final