CN221595939U - High definition VR shows control panel - Google Patents

High definition VR shows control panel Download PDF

Info

Publication number
CN221595939U
CN221595939U CN202420151841.1U CN202420151841U CN221595939U CN 221595939 U CN221595939 U CN 221595939U CN 202420151841 U CN202420151841 U CN 202420151841U CN 221595939 U CN221595939 U CN 221595939U
Authority
CN
China
Prior art keywords
hdmi
module
lvds
chip
input end
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202420151841.1U
Other languages
Chinese (zh)
Inventor
米凤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Xinruisheng Intelligent Technology Co ltd
Guangzhou City Baishun Cartoon Technology Co ltd
Original Assignee
Shenzhen Xinruisheng Intelligent Technology Co ltd
Guangzhou City Baishun Cartoon Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Xinruisheng Intelligent Technology Co ltd, Guangzhou City Baishun Cartoon Technology Co ltd filed Critical Shenzhen Xinruisheng Intelligent Technology Co ltd
Priority to CN202420151841.1U priority Critical patent/CN221595939U/en
Application granted granted Critical
Publication of CN221595939U publication Critical patent/CN221595939U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Controls And Circuits For Display Device (AREA)

Abstract

The utility model discloses a high-definition VR display control board, which relates to the technical field of VR display control boards and comprises an HDMI IN module, an HDMI copying module, an HDMI merging module, an HDMI-to-LVDS module, an LVDS-to-MIPI module and a power supply circuit; the output end of the HDMI IN module is connected with the input end of the HDMI copying module, the output end of the HDMI copying module is connected with the input end of the HDMI merging module, the output end of the HDMI merging module is connected with the input end of the HDMI-to-LVDS module, the output end of the HDMI-to-LVDS module is connected with the input end of the LVDS-to-MIPI module, and the output end of the power circuit is respectively connected with the input end of the HDMI replication module, the input end of the HDMI merging module, the input end of the HDMI-to-LVDS module and the input end of the LVDS-to-MIPI module; the control board can support various different display screen output interface types, can control multi-path video input and is convenient to operate.

Description

High definition VR shows control panel
Technical Field
The utility model relates to the technical field of VR display control panels, in particular to a high-definition VR display control panel.
Background
The display control panel has quite close relation with the display, and the technology of the control panel internal integrated system ensures the technical standard, quality standard, product price and market trend of display products.
With the innovation of technology and the progress of technology, ultra-high definition screens are gradually increased, and the display screen interface standards are various and include V-by-one, eDP, LVDS and the like. Meanwhile, interfaces such as DVI, HDMI, DP and the like exist in video input.
The display control board facing the market needs to realize various display modes and video input modes, but the current display control board cannot adapt to display screen output with different standards and control multiple paths of video input, so that the display control board is very inconvenient to use.
Disclosure of Invention
The technical problem to be solved by the utility model is to provide a high-definition VR display control panel aiming at the defects of the background technology; the control board can support various different display screen output interface types, can control multi-path video input and is convenient to operate.
The utility model adopts the following technical scheme for solving the technical problems:
A high definition VR display control board comprises an HDMI IN module, an HDMI copying module, an HDMI merging module, an HDMI-to-LVDS module, an LVDS-to-MIPI module and a power supply circuit;
The output end of the HDMI IN module is connected with the input end of the HDMI copying module, the output end of the HDMI copying module is connected with the input end of the HDMI merging module, the output end of the HDMI merging module is connected with the input end of the HDMI-to-LVDS module, the output end of the HDMI-to-LVDS module is connected with the input end of the LVDS-to-MIPI module, and the output end of the power circuit is respectively connected with the input end of the HDMI copying module, the input end of the HDMI merging module, the input end of the HDMI-to-LVDS module and the input end of the LVDS-to-MIPI module.
As a further preferable scheme of the high-definition VR display control board, the chip model of the HDMI copying module is MS9332.
As a further preferable scheme of the high-definition VR display control board, the HDMI copying module comprises a chip MS9332, a resistor R31, a resistor R34, a capacitor C79, a capacitor C80 and a safety capacitor Y3; the pin 64 of the chip MS9332 is connected with one end of a resistor R31, the other end of the resistor R31 is connected with the MCURST end, the pin 1 of the chip MS9332 is connected with one end of a resistor R34, the other end of the resistor R34 is grounded, the pin 22 of the chip MS9332 is connected with one end of a capacitor C79 and an interface 1 of a safety capacitor Y3, the other end of the capacitor C79 is connected with an interface 2 of the safety capacitor Y3 and one end of a capacitor C80, and the pin 22 of the chip MS9332 is respectively connected with the other end of the capacitor C80 and the interface 3 of the safety capacitor Y3.
As a further preferable scheme of the high-definition VR display control panel, the HDMI merging module comprises 4 independent HDMI first video input channels, 4 independent HDMI audio/video output channels, a 24-bit digital input or output video signal interface and one SPDIF and 12S audio input or output.
As a further preferable scheme of the high-definition VR display control board, the HDMI merging module has a chip number of MS1825.
As a further preferable scheme of the high-definition VR display control board, the chip model of the HDMI-LVDS-to-LVDS module is RTD2281.
As a further preferable scheme of the high-definition VR display control board, the chip model of the LVDS-MIPI module is an LTM8911R chip.
Compared with the prior art, the technical scheme provided by the utility model has the following technical effects:
The utility model discloses a high-definition VR display control board which comprises an HDMI IN module, an HDMI copying module, an HDMI merging module, an HDMI-to-LVDS module, an LVDS-to-MIPI module and a power supply circuit; the driving board is connected to the HDMI & 12V power supply of the host computer, the MS9332 receives HDMI signals (960 x 1080), the HDMI signals are divided into 2 paths of images with the same resolution 960 x 1080 and transmitted to the MS1825, the MS1825 integrates the received 2 paths of HDMI signals into a pair of HDMI signals with the same left and right images 960 x 1080=1920 x 1080, the HDMI signals are transmitted to the 2281 to obtain two-way LVDS, and finally the two-way LVDS is converted into MIPI signals through LTM8911R rotation and signals, and vertical screen to horizontal screen display is completed on a screen 1920 with the size of 1080 x 1920.
Drawings
To more clearly illustrate the embodiments of the present utility model or the prior art, the following will apply to the embodiments or the present utility model
The drawings that accompany the detailed description can be briefly described as follows, it will be apparent that the drawings in the following description are of the invention
Some embodiments of the invention are well within the skill of one of ordinary skill in the art without undue effort
Other figures are obtained from these figures.
FIG. 1 is a schematic diagram of a high definition VR display control board in accordance with the present utility model;
fig. 2 is a circuit diagram of the HDMI replication module of the present utility model;
FIG. 3 is a schematic diagram of a dual HDMI output copy mode of the HDMI copy module of the present utility model;
FIG. 4 is a schematic diagram illustrating the HDMI-LVDS conversion module according to the present utility model;
Fig. 5 is a schematic diagram illustrating the rotation of the HDMI-LVDS module according to the present utility model;
fig. 6 is a flowchart of the operation of a high definition VR display controller board in accordance with the present utility model.
Detailed Description
The technical scheme of the utility model is further described in detail below with reference to the accompanying drawings:
The following description of the embodiments of the present utility model will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present utility model, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the utility model without making any inventive effort, are intended to be within the scope of the utility model.
A high definition VR display control board, as shown IN figure 1, comprises HDMI IN module, HDMI copy module, HDMI merge module, HDMI to LVDS module, LVDS to MIPI module and power supply circuit;
The output end of the HDMI IN module is connected with the input end of the HDMI copying module, the output end of the HDMI copying module is connected with the input end of the HDMI merging module, the output end of the HDMI merging module is connected with the input end of the HDMI-to-LVDS module, the output end of the HDMI-to-LVDS module is connected with the input end of the LVDS-to-MIPI module, and the output end of the power circuit is respectively connected with the input end of the HDMI copying module, the input end of the HDMI merging module, the input end of the HDMI-to-LVDS module and the input end of the LVDS-to-MIPI module.
The HDMI copy module has a chip type of MS9332.
As shown in fig. 2, the HDMI replication module includes a chip MS9332, a resistor R31, a resistor R34, a capacitor C79, a capacitor C80, and a safety capacitor Y3; the pin 64 of the chip MS9332 is connected with one end of a resistor R31, the other end of the resistor R31 is connected with the MCURST end, the pin 1 of the chip MS9332 is connected with one end of a resistor R34, the other end of the resistor R34 is grounded, the pin 22 of the chip MS9332 is connected with one end of a capacitor C79 and an interface 1 of a safety capacitor Y3, the other end of the capacitor C79 is connected with an interface 2 of the safety capacitor Y3 and one end of a capacitor C80, and the pin 22 of the chip MS9332 is respectively connected with the other end of the capacitor C80 and the interface 3 of the safety capacitor Y3.
MS9332 is an HDMI signal 1-division-2 splitter chip with a maximum signal rate of up to 3 Gbps. At a rate of 3Gbps, the MS9332 can support HDMI input signals to a resolution of 4k@30 hz. And can support a color depth of 10/12/16 bits. The clock and data recovery function of the HDMI input end can be self-adaptive to wires with different lengths and different qualities, so that TMDS signals transmitted at high speed always have optimal performance. The HDMI output end has a signal pre-emphasis function and can support long-line transmission. The MS9332 integrates internal EDID RAM and HDCPKEY RAM.
MS9332 is an HDMI input, a dual HDMI output copy mode, for example 960×1080 input, and outputs 2 identical 960×1080 HDMI output pictures through the chip processing, as shown in fig. 3.
The MS1825 is a multifunctional video processor, and includes 4 independent HDMI first video input channels, 4 independent HDMI audio/video output channels, a 24-bit digital input or output video signal interface, and one SPDIF, 12S audio input or output. Interlaced and progressive digital video or graphical input signals may be processed. Four independent video playing engines can support video multipath playing. The chip provides a high quality video output. There is processing power for de-interlacing input, video enhancement, and rate conversion recovery.
The MS1825 is a two-way HDMI input, a one-way HDMI output, and 2 identical 960×1080 picture signals output by the MS9332 are integrated into one 1920×1080 signal (the left and right display are identical) by the MS1825, as shown in fig. 3.
RTD2281 chip HDMI1.4 input, 24bit double-circuit LVDS output, QFN-76 encapsulation, the compatibility is strong, small etc. have a bit. The highest support 1080P implementation converts the HDMI 1920 x 1080 signals output by the MS1825 into a dual LVDS signal output. As shown in fig. 4 to 5.
An LTM8911R chip supporting 1 or 2 channel LVDS inputs; the method supports the maximum 1920x1080@60Hz input, is compatible with 5 differential signal pairs in a VESA and JEIDA format channel, supports independent arbitrary mapping and polarity inversion of 1clock/4data, and is compatible with DCS1.02.D-PHY1.2 and DSI1.2 and CS-2.00, and supports the maximum output resolution of 080x1920@60Hz; supporting image mirror image overturning external theory; supporting 90 DEG/270 DEG rotation theory of the image; the LTM8911R is configured to convert the LVDS signal sent by 2281 into an MIPI signal, and perform a rotation scaling operation, where the MIPI screen is generally of vertical screen resolution, for example 1080×1920, and if one 1920×1080 resolution is directly output, a partial area display or a black screen condition is caused, so that a rotation function of YX8901 is required, and the 1920×1080 LVDS signal is converted into 1080×1920 signals to be sent to a display screen, so that the display screen can normally display.
The working flow is as follows: as shown in fig. 6, the driving board is connected to the HDMI & 12V power supply of the host, the MS9332 receives the HDMI signal (960×1080), divides the HDMI signal into 2 paths of images with the same resolution 960×1080 and transmits the images to the MS1825, the MS1825 integrates the received 2 paths of the same HDMI signals into a pair of left and right same-image HDMI signals with 960×1080=1920×1080, and transmits the signals to the 2281 to obtain the dual-path LVDS, and finally converts the signals into MIPI signals through LTM8911R rotation and conversion, so as to complete the vertical screen to horizontal screen display on a 6 inch 1080×1920 screen.
It will be understood by those skilled in the art that, unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this utility model belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the prior art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
The above embodiments are only for illustrating the technical idea of the present utility model, and the protection scope of the present utility model is not limited thereto, and any modification made on the basis of the technical scheme according to the technical idea of the present utility model falls within the protection scope of the present utility model. The embodiments of the present utility model have been described in detail, but the present utility model is not limited to the above embodiments, and various changes can be made within the knowledge of those skilled in the art without departing from the spirit of the present utility model.
Finally, it should be noted that: the above embodiments are only for illustrating the technical solution of the present utility model, and not for limiting the same; although the utility model has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical scheme described in the foregoing embodiments may be modified or some or all of the technical features may be replaced with equivalents; such modifications and substitutions do not depart from the spirit of the utility model.

Claims (7)

1. A high definition VR shows control panel, its characterized in that: the device comprises an HDMI IN module, an HDMI copying module, an HDMI merging module, an HDMI-to-LVDS module, an LVDS-to-MIPI module and a power supply circuit;
The output end of the HDMI IN module is connected with the input end of the HDMI copying module, the output end of the HDMI copying module is connected with the input end of the HDMI merging module, the output end of the HDMI merging module is connected with the input end of the HDMI-to-LVDS module, the output end of the HDMI-to-LVDS module is connected with the input end of the LVDS-to-MIPI module, and the output end of the power circuit is respectively connected with the input end of the HDMI copying module, the input end of the HDMI merging module, the input end of the HDMI-to-LVDS module and the input end of the LVDS-to-MIPI module.
2. The high definition VR display control board of claim 1, wherein: the HDMI copy module has a chip type of MS9332.
3. The high definition VR display control board of claim 2, wherein: the HDMI copying module comprises a chip MS9332, a resistor R31, a resistor R34, a capacitor C79, a capacitor C80 and a safety capacitor Y3; the pin 64 of the chip MS9332 is connected with one end of a resistor R31, the other end of the resistor R31 is connected with the MCURST end, the pin 1 of the chip MS9332 is connected with one end of a resistor R34, the other end of the resistor R34 is grounded, the pin 22 of the chip MS9332 is connected with one end of a capacitor C79 and an interface 1 of a safety capacitor Y3, the other end of the capacitor C79 is connected with an interface 2 of the safety capacitor Y3 and one end of a capacitor C80, and the pin 22 of the chip MS9332 is respectively connected with the other end of the capacitor C80 and the interface 3 of the safety capacitor Y3.
4. The high definition VR display control board of claim 1, wherein: the HDMI merging module comprises 4 paths of independent HDMI first video input channels, 4 paths of independent HDMI audio/video output channels, a 24-bit digital input or output video signal interface and one path of SPDIF and 12S audio input or output.
5. The high definition VR display control board of claim 1, wherein: the HDMI merging module has a chip number MS1825.
6. The high definition VR display control board of claim 1, wherein: the chip model of the HDMI-to-LVDS module is RTD2281.
7. The high definition VR display control board of claim 1, wherein: the chip model of the LVDS-MIPI module is an LTM8911R chip.
CN202420151841.1U 2024-01-22 2024-01-22 High definition VR shows control panel Active CN221595939U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202420151841.1U CN221595939U (en) 2024-01-22 2024-01-22 High definition VR shows control panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202420151841.1U CN221595939U (en) 2024-01-22 2024-01-22 High definition VR shows control panel

Publications (1)

Publication Number Publication Date
CN221595939U true CN221595939U (en) 2024-08-23

Family

ID=92395823

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202420151841.1U Active CN221595939U (en) 2024-01-22 2024-01-22 High definition VR shows control panel

Country Status (1)

Country Link
CN (1) CN221595939U (en)

Similar Documents

Publication Publication Date Title
US7307644B2 (en) Method and system for efficient interfacing to frame sequential display devices
US9361825B2 (en) Method of detecting data bit depth and interface device for display device using the same
CN101221741B (en) Method of driving display device
KR102009440B1 (en) Apparatus and method of controlling data interface
CN102054469A (en) Display and display method thereof
US20080165291A1 (en) Display apparatus for displaying video input through various connectors
US8054322B2 (en) Computer system and control method thereof
US9942512B2 (en) Display apparatus and control method thereof
CN106454153B (en) A kind of display methods and touch control terminal of touch control terminal
JP2017520939A (en) Data processing method and apparatus for LED television and LED television
TWI514844B (en) Timing controller with video format conversion, method therefor, and display system
KR20220067233A (en) Display apparatus and control method thereof
KR20090057789A (en) Liquid crystal display and display system comprising the same
CN202077127U (en) Video signal format conversion circuit
CN221595939U (en) High definition VR shows control panel
US20190028672A1 (en) Device and method for transmitting video signals, and system for playing video signals
US20040174466A1 (en) Apparatus and method for outputting video data
CN107846588B (en) Method and device for acquiring serial port record information in television
CN221841622U (en) High definition VR display control panel
CN213339619U (en) Multi-screen display driving device
US20240330106A1 (en) Display processing device, a data transmission method, and an image data inspection method
CN212461112U (en) Liquid crystal display chip
US20060284875A1 (en) Digital video data transmitting apparatus and display apparatus
TWI385572B (en) Graphic card, display device and display method
US20240331597A1 (en) Display driving apparatus, data transmitting method, image data inspection method

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant