CN217085749U - Server mainboard based on Shenwei 831 treater - Google Patents
Server mainboard based on Shenwei 831 treater Download PDFInfo
- Publication number
- CN217085749U CN217085749U CN202220865415.5U CN202220865415U CN217085749U CN 217085749 U CN217085749 U CN 217085749U CN 202220865415 U CN202220865415 U CN 202220865415U CN 217085749 U CN217085749 U CN 217085749U
- Authority
- CN
- China
- Prior art keywords
- shenwei
- processor
- pci
- interface
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Small-Scale Networks (AREA)
Abstract
The utility model discloses a server mainboard based on Shenwei 831 treater, relates to server mainboard technical field, including the mainboard body, be provided with Shenwei 831 treater, PCI-E3.0 exchange chip, tera optical fiber Ethernet controller, IPMI card on the mainboard body; the RCO interface of the Shenwei 831 processor is connected with the gigabit fiber Ethernet controller; the RCI interface of the Shenwei 831 processor is connected with a PCI-E3.0 switching chip; the IPMI card is connected with the PCI-E3.0 exchange chip; the main board body is also provided with a memory slot, an SATA (serial advanced technology attachment) 3.0 interface, an SFP + interface, an RJ-45 interface, a USB interface, an RS-232 serial port, a PCI-E3.0 multiplied by 16 expansion slot and a PCI-E3.0 multiplied by 8 expansion slot, so that the characteristic of low power consumption of the Shenwei 831CPU can be exerted to the maximum extent, the TOE network unloading function of the network card is integrated, the load of the CPU is greatly reduced, in various application scenes with network pressure, a network chip bears more working loads, the advantage of low power consumption is kept, meanwhile, the Shenwei 831CPU is supported to exert the calculation performance in a centralized manner, and more high-performance applications are supported.
Description
Technical Field
The utility model belongs to the technical field of the server mainboard, more specifically say, in particular to server mainboard based on Shenwei 831 treater.
Background
With the development of globalization, the related fields of computers are more and more concerned by people, for example, after a mediocre event, the localization problem of the information industry is gradually brought up to schedule, which is the most important of the information industry, the autonomous controllability of the server industry is very important, and the server is a computer, which has higher operation speed, higher stability, higher IO throughput and better expansibility compared with a common PC. In recent years, the country has increased the investment in the domestic autonomous controllable information industry, and various fields have made higher demands on the computing performance of domestic servers. Where Shenwei originally belongs to the Alpha array, the instruction set is also extended based on Alpha. The technical source of Shenwei is Alpha 21164 from DEC. DEC is very powerful and Alpha performance is more brilliant, AMD once bought the technical data of Alpha 21264, and after digging out part of DEC technicians, develops its own K7 microstructure. DEC is a typical example of a technically stronger person, but a business model that fails less than a person, Alpha is also purchased by compaq, with several hands, first and then hewlett packard. At present, Alpha is already tied to a high pavilion, the instruction set and the microstructure are not updated any more, and the technical patent is outdated. Shenwei is the only great fruit in Alpha array at present, and has the autonomy of autonomously expanding instructions and developing routes. How to exert the characteristic of low power consumption of the Shenwei 831CPU to the maximum extent becomes a problem to be solved urgently.
SUMMERY OF THE UTILITY MODEL
The embodiment of the application solves the problems in the prior art by providing the server mainboard based on the Shenwei 831 processors, can furthest exert the characteristic of low power consumption of the Shenwei 831 CPUs, integrates the TOE network unloading function of the network card, greatly reduces the load of the CPUs, bears more working loads by the network chip in various application scenes with network pressure, maintains the advantage of low power consumption, supports the concentrated exertion of the computing performance of the Shenwei 831 CPUs and supports more high-performance applications.
In order to achieve the above purpose, the utility model adopts the following technical scheme: a server mainboard based on a Shenwei 831 processor comprises a mainboard body, wherein the mainboard body is provided with the Shenwei 831 processor, a PCI-E3.0 switching chip, a gigabit optical fiber Ethernet controller and an IPMI card; the RCO interface of the Shenwei 831 processor is connected with the gigabit fiber Ethernet controller; the RCI interface of the Shenwei 831 processor is connected with a PCI-E3.0 switching chip; the IPMI card is connected with the PCI-E3.0 exchange chip;
the main board body is also provided with a memory bank slot, an SATA3.0 interface, an SFP + interface, an RJ-45 interface, a USB interface, an RS-232 serial port, a PCI-E3.0 multiplied by 16 expansion slot and a PCI-E3.0 multiplied by 8 expansion slot.
In order to further optimize the utility model, the following technical scheme can be preferably selected:
preferably, the Shenwei 831 processor is a 64-bit word length RISC architecture processor, a multi-Core structure and a system-on-chip technology are adopted, a single chip integrates 8 processor cores with a Core3 structure, each Core is provided with a primary instruction Cache of 32KB and a primary data Cache and a secondary Cache of 512KB, the highest working frequency is 2.5GHz, and the peak operating speed is 512.0 GFlos @2.0 GHz.
Preferably, a 32MB shared three-level Cache, a 4-way 64-bit DDR4 memory interface and two ways of PCI-E3.0 x8 standard I/O interfaces are integrated in the Shenwei 831 processor chip.
Preferably, the USB interface is provided with a plurality of USB3.0 rear interfaces and 2 USB2.0 front interfaces.
Preferably, the model of the gigabit fiber optic ethernet controller is T5a0, and the model of the IPMI card is a BMC chip AST 2400.
Preferably, the PCI-E3.0 exchange chip is a PEX8748 control chip.
One or more technical solutions provided in the embodiments of the present application have at least the following technical effects or advantages:
1. the processor mainboard can furthest exert the characteristic of low power consumption of the Shenwei 831CPU, integrates the TOE network unloading function of the network card, greatly reduces the load of the CPU, and supports the concentrated exertion of the calculation performance of the Shenwei 831CPU and more high-performance applications while keeping the advantages of low power consumption and bearing more working loads by the network chip in various application scenes with network pressure.
2. The processor adopted by the processor mainboard is a Shenwei 831 processor independently developed by the national high-performance integrated circuit design center. The Shenwei 831 processor is a 64-bit word length RISC (reduced instruction set computer) architecture processor, adopts a multi-Core structure and a system-on-chip technology, integrates 8 processor cores with a Core3 structure into a single chip, and is configured with a primary instruction Cache of 32KB, a primary data Cache and a secondary Cache of 512KB for each Core, wherein the highest working frequency is 2.5GHz, and the peak operating speed is 512.0GFlops @2.0 GHz. A32 MB shared three-level Cache, a 4-path 64-bit DDR4 memory interface and two paths of PCI-E3.08 multiplied by standard I/O interfaces are integrated in a chip.
The processor motherboard PEX8748 is a PCI-E3.0 switch chip from Broadcom corporation, and supports 12 ports and 64 data paths, where the ports can be flexibly configured, support multicast, low latency, and low power consumption. And abundant PCI-E interface resources are provided for the mainboard.
The processor board T5a0 is a gigabit fiber ethernet controller designed based on the Chelsio fifth generation offload engine technology. The T5A0 adopts a PCI-E3.0 interface, can support NIC, TCP/IP network switching, support ICCSI, FCOE and other protocol stack functions, optimizes cloud computing, virtualization, storage and other data center applications, greatly reduces the load of a CPU by on-board hardware while providing high-performance transmission bandwidth and low delay, unloads the processing of a TCP/IP protocol from a host, and makes up precious CPU resources for the application of the host.
The processor mainboard adopts a special BMC chip AST2400 to realize IPMI function, wherein through IPMI, managers can remotely connect with a server, and can monitor the server through a browser and check the health conditions of key components such as voltage, fan speed, temperature and the like of a processor, a power supply, a fan and the like. And the maintenance of the server, such as power on and off, power on reset and the like, is realized. And remote management of the server is realized, such as remote installation of an operating system and the like.
Drawings
Fig. 1 is a general structural frame diagram of the present invention;
Detailed Description
In order to better understand the technical scheme, the technical scheme is described in detail in the following with reference to the attached drawings of the specification and specific embodiments.
Example 1:
as shown in the figure, a server motherboard based on a shenwei 831 processor includes a motherboard body, wherein the motherboard body is installed with a shenwei 831 processor (SW831), a PCI-E3.0 switch chip, an IPMI card, and a gigabit ethernet T5a0, wherein the model of the gigabit fiber ethernet controller is T5a0, and the model of the IPMI card is a BMC chip AST 2400. The model of the PCI-E3.0 exchange chip is a PEX8748 control chip.
RCO, RC1, UART, ASP _ UART and ASP _ SPI 0-3 interfaces are arranged on the Shenwei 831 processor; the Shenwei 831 processor is a 64-bit word length RISC (reduced instruction set computer) architecture processor, adopts a multi-Core structure and a system-on-chip technology, integrates 8 processor cores with a Core3 structure into a single chip, and is configured with a primary instruction Cache of 32KB, a primary data Cache and a secondary Cache of 512KB for each Core, wherein the highest working frequency is 2.5GHz, and the peak operating speed is 512.0GFlops @2.0 GHz. The 32MB shared three-level Cache, the 4-path 64-bit DDR4 memory interface and the two paths of PCI-E3.0 multiplied by 8 standard I/O interfaces are integrated in the chip.
The RCO pin of the Shenwei 831 processor is connected with a gigabit fiber Ethernet controller through a PCI-E3.0 multiplied by 8 interface, and the gigabit fiber Ethernet controller can be externally connected with a gigabit Ethernet and a gigabit network; t5a0 is a gigabit ethernet controller designed based on the fifth generation offload engine technology of Chelsio. The T5A0 adopts a PCI-E3.0 interface, can support NIC, TCP/IP network switching, support ICCSI, FCOE and other protocol stack functions, optimizes cloud computing, virtualization, storage and other data center applications, greatly reduces the load of a CPU by on-board hardware while providing high-performance transmission bandwidth and low delay, unloads the processing of a TCP/IP protocol from a host, and makes up precious CPU resources for the application of the host.
The processor motherboard PEX8748 is a PCI-E3.0 switch chip from Broadcom corporation, and supports 12 ports and 64 data paths, where the ports can be flexibly configured, support multicast, low latency, and low power consumption. And abundant PCI-E interface resources are provided for the mainboard. Wherein, the PEX8748 is provided with PORT0, PORT1, PORT8, PORT9, PORT10, PORT11, PORT16, PORT17, PORT18 and PORT19 pins, the PORT1 pin of the PEX8748 is provided with a PCI-E3.0 × 16 expansion slot, the PORT8, PORT9, PORT10, PORT11 and PORT16 pins of the PEX8748 are respectively provided with a PCI-E3.0 × 8 expansion slot; the PORT0 pin of the PEX8748 is connected with the RC1 pin of the Shenwei 831 processor through the PCI-E3.0 multiplied by 8 standard I/O interface;
PORT17 pin of PEX8748 is connected with IPMI card through PCI-E2.0 x 1 interface, PORT18 pin of PEX8748 is connected with SATA-MARVELL-88SE9230 module through PCI-E2.0 x 2 interface, SATA-MARVELL-88SE9230 module is installed with 4 non-hot-swap SATA3.0 interfaces, and supports 6Gbps interface rate. The PORT19 pin of PEX8748 is connected with the USB-Ctr-Tr-TUSB7340 module through PCI-E2.0X 1 interface, and the USB-Ctr-Tr-TUSB7340 module is provided with two USB3.0 interfaces.
2 SFP + interfaces of 10G and 2 RJ-45 interfaces of 1G are installed on the IPMI card; the mainboard adopts a special BMC chip AST2400 to realize the IPMI function. Through IPMI, a manager can remotely connect with the server, and can monitor the server through the browser and check the health conditions of key components such as a processor, a power supply, a fan and the like, such as voltage, fan speed, temperature and the like. And the maintenance of the server, such as power on and off, power on reset and the like, is realized. And remote management of the server is realized, such as remote installation of an operating system and the like. The processor mainboard can furthest exert the characteristic of low power consumption of the Shenwei 831CPU, integrates the TOE network unloading function of the network card, greatly reduces the load of the CPU, and supports the concentrated exertion of the calculation performance of the Shenwei 831CPU and more high-performance applications while keeping the advantages of low power consumption and bearing more working loads by the network chip in various application scenes with network pressure.
While the preferred embodiments of the present invention have been described, additional variations and modifications in those embodiments may occur to those skilled in the art once they learn of the basic inventive concepts. It is therefore intended that the appended claims be interpreted as including the preferred embodiment and all such alterations and modifications as fall within the scope of the invention.
It will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention. Thus, if such modifications and variations of the present invention fall within the scope of the claims and their equivalents, the present invention is also intended to include such modifications and variations.
Claims (6)
1. A server mainboard based on Shenwei 831 processors, which is characterized in that: the universal optical fiber Ethernet system comprises a main board body, wherein a Shenwei 831 processor, a PCI-E3.0 switching chip, a gigabit optical fiber Ethernet controller and an IPMI card are arranged on the main board body; the RCO interface of the Shenwei 831 processor is connected with the gigabit fiber Ethernet controller; the RCI interface of the Shenwei 831 processor is connected with a PCI-E3.0 switching chip; the IPMI card is connected with the PCI-E3.0 exchange chip;
the main board body is also provided with a memory bank slot, an SATA3.0 interface, an SFP + interface, an RJ-45 interface, a USB interface, an RS-232 serial port, a PCI-E3.0 multiplied by 16 expansion slot and a PCI-E3.0 multiplied by 8 expansion slot.
2. A shenwey 831 processor-based server motherboard as claimed in claim 1, wherein: the Shenwei 831 processor is a 64-bit word length RISC architecture processor, a multi-Core structure and a system-on-chip technology are adopted, a single chip integrates 8 processor cores with a Core3 structure, each Core is provided with a primary instruction Cache of 32KB, a primary data Cache and a secondary Cache of 512KB, the highest working frequency is 2.5GHz, and the peak operating speed is 512.0 GFlos @2.0 GHz.
3. A shenwey 831 processor-based server motherboard as claimed in claim 2, wherein: 32MB shared three-level Cache, 4 paths of 64-bit DDR4 memory interfaces and two paths of PCI-E3.0 multiplied by 8 standard I/O interfaces are integrated in the Shenwei 831 processor chip.
4. A shenwey 831 processor-based server motherboard as claimed in claim 1, wherein: the USB interface is provided with a plurality of, is 2 USB3.0 rear-mounted interfaces and 2 USB2.0 front-mounted interfaces respectively.
5. A shenwey 831 processor-based server motherboard as claimed in claim 1, wherein: the model of the gigabit optical fiber Ethernet controller is T5A0, and the model of the IPMI card is a BMC chip AST 2400.
6. A shenwey 831 processor-based server motherboard as claimed in claim 1, wherein: the PCI-E3.0 exchange chip is a PEX8748 control chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202220865415.5U CN217085749U (en) | 2022-04-13 | 2022-04-13 | Server mainboard based on Shenwei 831 treater |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202220865415.5U CN217085749U (en) | 2022-04-13 | 2022-04-13 | Server mainboard based on Shenwei 831 treater |
Publications (1)
Publication Number | Publication Date |
---|---|
CN217085749U true CN217085749U (en) | 2022-07-29 |
Family
ID=82500231
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202220865415.5U Active CN217085749U (en) | 2022-04-13 | 2022-04-13 | Server mainboard based on Shenwei 831 treater |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN217085749U (en) |
-
2022
- 2022-04-13 CN CN202220865415.5U patent/CN217085749U/en active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4128956B2 (en) | Switch / network adapter port for cluster computers using a series of multi-adaptive processors in dual inline memory module format | |
CN102710477B (en) | Data processing system based on VPX bus structure | |
Ammendola et al. | APEnet+: a 3D Torus network optimized for GPU-based HPC Systems | |
DE102018004327A1 (en) | Systems and methods for accessing mass storage as working memory | |
US9946664B2 (en) | Socket interposer having a multi-modal I/O interface | |
CN105279133A (en) | VPX parallel DSP signal processing board card based on SoC online reconstruction | |
CN105159617A (en) | Pooled storage system framework | |
CN217085749U (en) | Server mainboard based on Shenwei 831 treater | |
CN204217080U (en) | A kind of audio-video collection plate based on PPC processor | |
CN111008174B (en) | ATCA-based 100GE high-density server system | |
US20150026397A1 (en) | Method and system for providing memory module intercommunication | |
CN216927600U (en) | Network data computing system and server with built-in network data computing system | |
CN210466253U (en) | Server with high-density GPU expansion capability | |
CN216352292U (en) | Server mainboard and server | |
US20090177832A1 (en) | Parallel computer system and method for parallel processing of data | |
US9338918B2 (en) | Socket interposer and computer system using the socket interposer | |
CN215932518U (en) | Cloud computing ultra-fusion all-in-one machine equipment | |
CN113485960B (en) | General platform and computer based on FT-2000-4 | |
CN113434445B (en) | Management system and server for I3C to access DIMM | |
CN113392052B (en) | BIOS system and method based on four-way server and computer readable storage medium | |
KR20230133189A (en) | Single interface-driven dynamic memory/storage capacity expander for large memory resource pooling | |
Maniotis et al. | A novel chip-multiprocessor architecture with optically interconnected shared L1 optical cache memory | |
CN210955055U (en) | Display control computer motherboard framework based on soar | |
CN209674306U (en) | A kind of 4U storage server | |
CN105005547A (en) | NUMA-based multi-path server complete physical partitioning method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |