CN214540748U - Switching board card and computer - Google Patents

Switching board card and computer Download PDF

Info

Publication number
CN214540748U
CN214540748U CN202120517689.0U CN202120517689U CN214540748U CN 214540748 U CN214540748 U CN 214540748U CN 202120517689 U CN202120517689 U CN 202120517689U CN 214540748 U CN214540748 U CN 214540748U
Authority
CN
China
Prior art keywords
pcie
interface
connector
relay
repeater
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202120517689.0U
Other languages
Chinese (zh)
Inventor
李晶晶
杨晓君
柳胜杰
孙瑛琪
李书通
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chengdu Haiguang Integrated Circuit Design Co Ltd
Original Assignee
Chengdu Haiguang Integrated Circuit Design Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chengdu Haiguang Integrated Circuit Design Co Ltd filed Critical Chengdu Haiguang Integrated Circuit Design Co Ltd
Priority to CN202120517689.0U priority Critical patent/CN214540748U/en
Application granted granted Critical
Publication of CN214540748U publication Critical patent/CN214540748U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Information Transfer Systems (AREA)

Abstract

The utility model provides a switching integrated circuit board, include: a high-speed serial computer expansion bus PCIE X16 golden finger; a high-speed serial computer expansion bus PCIE X16 connector, wherein 8 pairs of differential pins in the PCIE X16 connector are in communication connection with 8 pairs of differential pins in the X16 golden finger; and each group of M.2 interfaces is in communication connection with 4 groups of differential pins of the PCIE X16 golden finger. The utility model provides a switching integrated circuit board can satisfy user diversified demand with the nimble switching of interface on the mainboard and configuration into multiple interface.

Description

Switching board card and computer
Technical Field
The utility model relates to a computer technology field especially relates to a switching integrated circuit board and computer.
Background
In the development process of a computer motherboard, a variety of interfaces and slots are generally required to be set according to the characteristics of a processor, the application scenario of the processor, and a target external device. In general, when the number or the type of the interfaces on the motherboard is difficult to meet the user requirement, the interfaces need to be switched by means of a switch board.
In realizing the utility model discloses an in-process, utility model people discover to have following technical problem at least among the prior art: the existing adapter plate has poor flexibility and is difficult to meet the diversified requirements of users.
SUMMERY OF THE UTILITY MODEL
The utility model provides a switching integrated circuit board and computer can satisfy user diversified demand with the nimble switching of interface on the mainboard and configuration into multiple interface.
In a first aspect, the utility model provides a switching integrated circuit board, include:
a high-speed serial computer expansion bus PCIE X16 golden finger;
a high-speed serial computer expansion bus PCIE X16 connector, wherein 8 pairs of differential pins in the PCIE X16 connector are in communication connection with 8 pairs of differential pins in the X16 golden finger;
and each group of M.2 interfaces is in communication connection with 4 groups of differential pins of the PCIE X16 golden finger.
Optionally, the PCIE X16 connector is communicatively connected to a retimer repeater, and the retimer repeater is communicatively connected to 8 pairs of differential pins in the X16 gold finger.
Optionally, the timer relay is in communication connection with a charged erasable programmable read only memory EEPROM, so as to configure register parameters of the timer relay through the EEPROM.
Optionally, the m.2 interface is communicatively connected to a redrive driver repeater, and the redrive driver repeater is communicatively connected to 4 sets of differential pins of the PCIE X16 golden finger.
Optionally, the timer relay or the driver relay has an inter-integrated circuit bus I2C bus interface to perform register parameter configuration of the timer relay or the driver relay through the I2C bus interface.
Optionally, the I2C interface of the timer repeater or the I2C interface of the driver repeater is in communication connection with the reserved pin of the PCIE X16, so as to form I2C master-slave control with the I2C controller on the motherboard through the reserved pin.
Optionally, the riser card further includes an I2C connector, and the I2C interface of the timer repeater or the I2C interface of the driver repeater is in communication connection with the I2C connector, so as to form I2C master-slave control with the I2C controller on the motherboard through the connector.
Optionally, the I2C connector is communicatively connected with the I2C interface of the timer relay or the I2C interface of the driver relay by an extension cable.
Optionally, each set of m.2 interfaces includes 4 m.2 interfaces, and the m.2 interfaces are configured to transmit serial advanced technology attachment SATA signals.
In a second aspect, the present invention provides a computer, comprising:
the main board is at least provided with one PCIE X16 slot;
as for any of the foregoing patch board cards, the PCIE X16 gold finger of the patch board card is connected to the PCIE X16 slot on the motherboard.
The utility model discloses in, through setting up PCIE X16 golden finger on with the switching integrated circuit board, can realize that the integrated circuit board is connected with the PCIE X16 slot on the mainboard, then through being connected of PCIE X16 golden finger and PCIE X16 connector and being connected of two sets of M.2 interfaces for this switching integrated circuit board can outwards provide multiple interface, has improved flexibility and convenience that the switching integrated circuit board is connected to external equipment greatly.
Drawings
Fig. 1 is a schematic view of a switching board according to an embodiment of the present invention;
fig. 2 is a schematic view illustrating a connection between a PCIE X16 gold finger of the interposer card and a PCIE X16 connector according to an embodiment of the present invention;
fig. 3 is a schematic view illustrating a connection between a PCIE X16 gold finger and an m.2 interface of the adapter board card according to an embodiment of the present invention;
fig. 4 is a schematic diagram of the master-slave connection of I2C of the adaptor board according to another embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only some embodiments of the present invention, not all embodiments. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative work belong to the protection scope of the present invention.
An embodiment of the utility model provides a switching integrated circuit board, as shown in fig. 1, include:
a high-speed serial computer expansion bus PCIE X16 golden finger; in some embodiments, a PCIE X16 gold finger is used to connect with a PCIE X16 slot on the motherboard.
A high-speed serial computer expansion bus PCIE X16 connector, wherein 8 pairs of differential pins in the PCIE X16 connector are in communication connection with 8 pairs of differential pins in the X16 golden finger; in some embodiments, the PCIE X16 connector is connected to the X16 gold finger in a manner that supports PCIE Gen 4. The PCIE Gen4 signal is transmitted through the PCIE X16 connector for interfacing with the PCIE Gen4X8 devices. It should be understood by those skilled in the art that, in the present embodiment, the PCIE X16 connector is used to be a board compatible with the PCIE X16, but since only 8 pairs of differential pins in the PCIE X16 connector are connected to 8 pairs of differential pins of the X16 gold finger, only the signal transmission of the PCIE X8 can be supported.
And each group of M.2 interfaces is in communication connection with 4 groups of differential pins of the PCIE X16 golden finger. In some embodiments, the m.2 interface transmits information via SATA signals, and is connected to the motherboard via PCIE gold fingers, and the m.2 interface supports SATA Gen3 rate. After configuration, the M.2 interface is externally connected with M.2SATA equipment, and the use is more flexible and convenient.
In this embodiment, through setting up PCIE X16 golden finger on with the switching integrated circuit board, can realize that the integrated circuit board is connected with the PCIE X16 slot on the mainboard, then through being connected of PCIE X16 golden finger and PCIE X16 connector and being connected of two sets of M.2 interfaces for this switching integrated circuit board can outwards provide multiple interface, has improved flexibility and the convenience that the switching integrated circuit board is connected to external equipment greatly.
As an alternative implementation, as shown in fig. 2, the PCIE X16 connector is communicatively connected to a retimer relay, and the retimer relay is communicatively connected to 8 pairs of differential pins in the X16 gold finger. The x8 signal is connected to the timer chip of the board card through the gold finger, the chip supports the PCIE Gen4, the PCIE Gen4 signal is connected to the PCIE board connector through the timer, and is used for connecting with the PCIE Gen4x8 equipment. In a further preferred embodiment, the timer relay is connected with an EEPROM (electrically erasable programmable read-only memory) in communication, so that the register parameters of the timer relay can be configured through the EEPROM. The configuration mode can conveniently realize the configuration of the register parameters of the timer repeater by programming or writing the EEPROM. As another further preferred embodiment, as shown in FIG. 4, the timer relay has an inter-IC bus I2C bus interface for the timer relay register parameter configuration over the I2C bus interface. An I2C interface of the timer repeater is in communication connection with a reserved pin of the PCIE X16, so that I2C master-slave control is formed by the reserved pin and an I2C controller on a mainboard. This mode can directly be connected with the mainboard through the golden finger, can realize configuring the register parameter of timer repeater through the I2C controller on the mainboard, need not other hardware, can reduce cost.
As an alternative implementation, as shown in fig. 3, the m.2 interface is communicatively connected to a redrive driver repeater, and the redrive driver repeater is communicatively connected to 4 sets of differential pins of the PCIE X16 golden finger. In some embodiments, the PCIE golden finger is connected to two driver chips, the chips support SATA Gen3 rate, and one driver chip can support 4 sets of SATA signals. The register of the driver is configured through the I2C bus to realize relevant configuration, and the register is externally connected with M.2SATA equipment and is more flexible and convenient to use. As a preferred embodiment, as shown in fig. 4, the driver repeater has an inter-integrated circuit bus I2C bus interface to configure the register parameters of the driver repeater via the I2C bus interface. The I2C interface of the driver repeater is in communication connection with the reserved pin of the PCIE X16, so as to form I2C master-slave control with the I2C controller on the motherboard through the reserved pin. This mode can directly be connected with the mainboard through the golden finger, can realize configuring the register parameter of timer repeater through the I2C controller on the mainboard, need not other hardware, can reduce cost.
As the connection method of I2C in the preferred embodiment of the two embodiments, as shown in fig. 4, the following method can be adopted: the adapter card further comprises an I2C connector, wherein the I2C interface of the timer repeater or the I2C interface of the driver repeater is in communication connection with the I2C connector, so that I2C master-slave control is formed between the connector and the I2C controller on the mainboard. In the embodiment, the I2C connector is designed separately, so that the reserved pins in the PCIE X16 gold finger can be reserved, and subsequent flexible use is facilitated. Of course, those skilled in the art will appreciate that the two types of I2C connections may be provided simultaneously or only one type. When the device is provided with the function, any mode can be used in the using process, and the flexibility is stronger. It should be understood by those skilled in the art that if an I2C connector is used for I2C control when simultaneously available, the reserved pins in the PCIE X16 golden finger can still be temporarily reconfigured for use by other applications.
As an alternative embodiment, the I2C connector is communicatively connected to the I2C interface of the timer relay or the I2C interface of the driver relay by an extension cable. In some embodiments, the extension cable enables the I2C interface on the motherboard to be placed at any location, so that the placement of the motherboard is not affected by the patch panel, which facilitates flexible placement of the motherboard.
As an optional implementation, each set of m.2 interfaces includes 4 m.2 interfaces, and the m.2 interfaces are used for transmitting serial advanced technology attachment SATA signals. The plurality of M.2 interfaces can be simultaneously connected with a plurality of same or different devices, and the flexibility of external device connection can be enhanced. It should be understood by those skilled in the art that each set of m.2 interfaces includes 4 m.2 interfaces, which provides the maximum number of m.2 interfaces for the patch board, but the number of m.2 interfaces used is not limited in the actual use process, and one or more of the m.2 interfaces may be used at the same time.
The embodiment of the utility model provides a still provide a computer, include:
the main board is at least provided with one PCIE X16 slot;
as for any of the foregoing patch board cards, the PCIE X16 gold finger of the patch board card is connected to the PCIE X16 slot on the motherboard.
In this embodiment, through setting up the PCIE X16 golden finger on the switching integrated circuit board, can realize that the integrated circuit board is connected with the PCIE X16 slot on the mainboard, then through being connected of PCIE X16 golden finger and PCIE X16 connector and being connected of two sets of m.2 interfaces, make this switching integrated circuit board can outwards provide multiple interface, improved flexibility and convenience that the switching integrated circuit board is connected to external equipment greatly.
The above description is only for the specific embodiments of the present invention, but the protection scope of the present invention is not limited thereto, and any changes or substitutions that can be easily conceived by those skilled in the art within the technical scope of the present invention should be covered by the protection scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.

Claims (10)

1. The utility model provides a switching integrated circuit board which characterized in that includes:
a high-speed serial computer expansion bus PCIE X16 golden finger;
a high-speed serial computer expansion bus PCIE X16 connector, wherein 8 pairs of differential pins in the PCIE X16 connector are in communication connection with 8 pairs of differential pins in the X16 golden finger;
and each group of M.2 interfaces is in communication connection with 4 groups of differential pins of the PCIE X16 golden finger.
2. The patch board of claim 1, wherein the PCIE X16 connector is communicatively coupled to a retimer repeater, the retimer repeater communicatively coupled to 8 pairs of differential pins of the X16 gold finger.
3. The riser card of claim 2, wherein the relay repeater is communicatively coupled to a powered EEPROM to configure register parameters of the relay repeater via the EEPROM.
4. The patch board of claim 2, wherein the m.2 interface is communicatively coupled to a redrive driver repeater that is communicatively coupled to 4 sets of differential pins of the PCIE X16 golden finger.
5. The riser card of claim 4, wherein the timer relay or the driver relay has an inter-integrated circuit bus I2C bus interface for register parameter configuration of the timer relay or the driver relay over the I2C bus interface.
6. The riser card of claim 5, wherein the I2C interface of the timer repeater or the I2C interface of the driver repeater is communicatively connected to the reserved pin of the PCIE X16 to form I2C master-slave control with the I2C controller on the motherboard through the reserved pin.
7. The riser card of claim 5, further comprising an I2C connector, wherein the I2C interface of the timer relay or the I2C interface of the driver relay is communicatively coupled to the I2C connector to form an I2C master-slave control with an I2C controller on the motherboard via the connector.
8. The riser card of claim 7, wherein the I2C connector is communicatively coupled to the I2C interface of the timer relay or the I2C interface of the driver relay via an extension cable.
9. The riser card of claim 1, wherein each set of m.2 interfaces includes 4 m.2 interfaces, the m.2 interfaces for transmitting Serial Advanced Technology Attachment (SATA) signals.
10. A computer, comprising:
the main board is at least provided with one PCIE X16 slot;
the patch panel of any one of claims 1-9, wherein a PCIE X16 gold finger of the patch panel is connected to a PCIE X16 slot on the motherboard.
CN202120517689.0U 2021-03-10 2021-03-10 Switching board card and computer Active CN214540748U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202120517689.0U CN214540748U (en) 2021-03-10 2021-03-10 Switching board card and computer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202120517689.0U CN214540748U (en) 2021-03-10 2021-03-10 Switching board card and computer

Publications (1)

Publication Number Publication Date
CN214540748U true CN214540748U (en) 2021-10-29

Family

ID=78262635

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202120517689.0U Active CN214540748U (en) 2021-03-10 2021-03-10 Switching board card and computer

Country Status (1)

Country Link
CN (1) CN214540748U (en)

Similar Documents

Publication Publication Date Title
CN101398801B (en) Method and device for expanding internal integrate circuit bus
CN102147781A (en) Motherboard compatible with multiple versions of universal serial bus (usb) and related method
CN101499046A (en) SPI equipment communication circuit
CN111538689B (en) Multi-channel PCIE (peripheral component interface express) adapter card with two heterogeneous ends
CN104834620A (en) SPI (serial peripheral interface) bus circuit, realization method and electronic equipment
WO2018155791A1 (en) Multi-purpose adapter card and integration method thereof
US7945807B2 (en) Communication system for a plurality of I/O cards by using the GPIO and a method thereof
WO2016122480A1 (en) Bidirectional lane routing
CN214540748U (en) Switching board card and computer
CN109358995A (en) A kind of multifunctional testing backboard and test method
CN117097614A (en) Storage system and plug-in card working mode switching device thereof
CN214176363U (en) PCIE equipment board card expansion connecting device for system level simulation accelerator verification environment
CN107329863B (en) General hardware platform of measuring instrument based on COMe
CN112015602A (en) Debugging device and electronic device with same
CN112199312B (en) Interface conversion device of communication equipment and communication system
CN213813918U (en) Automatic test system for USB Type-C slave interface test
CN116340220A (en) USB communication interface adapter
TWI417728B (en) Serial peripheral interface communication circuit
CN211046939U (en) Communication module testing device
CN115422110B (en) Port configuration method of electronic equipment and PCIE Switch chip
CN218996027U (en) Capacitive load card for PCIe signal integrity test of M.2 connector
CN103631749A (en) Expansion module
CN109600234A (en) The signal processing method of the double-deck FC card PCB construction and bilayer FC card
CN217157277U (en) Storage device sharing SMBUS and UART interfaces
CN216817395U (en) Peripheral component interconnect express (PCI express) interface PCIe board card, cable, verification system and computer

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant