CN210986070U - Self-holding circuit - Google Patents
Self-holding circuit Download PDFInfo
- Publication number
- CN210986070U CN210986070U CN202020212336.5U CN202020212336U CN210986070U CN 210986070 U CN210986070 U CN 210986070U CN 202020212336 U CN202020212336 U CN 202020212336U CN 210986070 U CN210986070 U CN 210986070U
- Authority
- CN
- China
- Prior art keywords
- triode
- self
- electrically connected
- circuit
- resistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Electronic Switches (AREA)
Abstract
The utility model discloses a self-sustaining circuit, including the power end, the drive signal end, the end that unlocks, the MOS pipe, first triode, the second triode, the third triode, first resistance and second resistance, the first end electricity of power end and MOS pipe is connected, the control end electricity of drive signal end and first triode is connected, the first end of first triode and the control end electricity of MOS pipe are connected, the power end is through first resistance and second resistance ground connection, the power end is connected with the control end electricity of second triode through first resistance, the power end is connected with the control end electricity of first triode through second triode and third triode, the control end of third triode is connected with the first end electricity of first triode, the end that unlocks is connected with the control end electricity of second triode. The utility model provides a self-sustaining circuit design is simple, and stability is strong, can realize the self-sustaining and relieve the function of self-sustaining.
Description
Technical Field
The embodiment of the utility model provides a relate to the electronic power technology, especially relate to a self-sustaining circuit.
Background
The self-holding circuit is a circuit capable of keeping continuous power-on, and the self-holding circuit generally has a manual reset function.
In the prior art, integrated chips are usually used to design self-holding circuits with MOS devices, for example, CN207801893U proposes a MOS transistor holding circuit, which includes resistors R1-R6, electrolytic capacitors C1-C3, capacitor C4, PNP transistor VD1, diodes D1-D2, intermediate relay K1, a voltage comparator, a dual-time-base integrated chip NE556 and a MOS transistor Q1. When the circuit is in operation, when the pin 1 and the pin 2 of the dual time-base integrated chip NE556 are charged to 2/3 power voltage, the dual time-base integrated chip NE556 can be automatically reset, the pin 5 of the dual time-base integrated chip NE556 automatically returns to low level, so that the subsequent circuit does not work, thereby automatically stopping charging the capacitor C4, and maintaining the MOS transistor Q1 to be conductive by the capacitor C4 after the charging is stopped.
The self-holding circuit in the prior art has a complex structure and great application difficulty.
SUMMERY OF THE UTILITY MODEL
The utility model provides a self-holding circuit to reach the purpose of simplifying self-holding circuit structure.
The embodiment of the utility model provides a self-holding circuit, which comprises a power supply end, a driving signal end, an unlocking end, an MOS tube, a first triode, a second triode, a third triode, a first resistor and a second resistor, the power supply end is electrically connected with the first end of the MOS tube, the driving signal end is electrically connected with the control end of the first triode, the first end of the first triode is electrically connected with the control end of the MOS tube, the power end is grounded through a first resistor and a second resistor, the power supply end is electrically connected with the control end of the second triode through the first resistor, the power supply end is electrically connected with the control end of the first triode through the second triode and the third triode, the control end of the third triode is electrically connected with the first end of the first triode, and the unlocking end of the third triode is electrically connected with the control end of the second triode.
Further, the driving signal terminal is electrically connected with the charging circuit.
Further, the unlocking end is electrically connected with the filter circuit.
Furthermore, a third resistor is connected in parallel between the first end and the control end of the MOS tube.
Furthermore, the MOS tube adopts a PMOS tube.
Further, the first triode is an NPN triode.
Furthermore, the second triode adopts a PNP triode.
Furthermore, the third triode is a PNP triode.
Compared with the prior art, the beneficial effects of the utility model reside in that: the utility model provides a self-sustaining circuit includes first triode, second triode and third triode, through first triode conducting circuit, realizes the self-sustaining of circuit through second triode and third triode, realizes the contact that circuit self-sustaining is kept through the second triode, and the global design is simple, and stability is strong.
Drawings
FIG. 1 is a diagram showing a structure of a self-hold circuit in the embodiment;
fig. 2 is a diagram of another self-hold circuit in the embodiment.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not limiting of the invention. It should be further noted that, for the convenience of description, only some of the structures related to the present invention are shown in the drawings, not all of the structures.
Example one
Fig. 1 is a structural diagram of a self-holding circuit in an embodiment, and referring to fig. 1, the embodiment provides a self-holding circuit, which includes a power supply terminal VCC, a driving signal terminal a, an unlocking terminal B, MOS, a transistor T1, a first transistor T2, a second transistor T3, a third transistor T4, a first resistor R1, and a second resistor R2.
The power supply terminal VCC is electrically connected with the first end of the MOS transistor T1, the driving signal terminal a is electrically connected with the control terminal of the first triode T2, the first end of the first triode T2 is electrically connected with the control terminal of the MOS transistor T1, the power supply terminal VCC is grounded through the first resistor R1 and the second resistor R2, the power supply terminal VCC is electrically connected with the control terminal of the second triode T3 through the first resistor R1, the power supply terminal VCC is electrically connected with the control terminal of the first triode T2 through the second triode T3 and the third triode T4, the control terminal of the third triode T4 is electrically connected with the first end of the first triode T2, and the unlocking terminal B is electrically connected with the control terminal of the second triode T3.
In this embodiment, the power supply terminal VCC is configured to provide a power supply signal to the self-holding circuit, thereby implementing normal operation of the self-holding circuit. The driving signal end A is a signal input end of the driving MOS tube. And the unlocking end B is used for providing a signal for releasing the self-holding of the circuit and realizing the turn-off control of the MOS tube.
In an exemplary embodiment, the MOS transistor T1 is a PMOS transistor, and the first transistor T2 is an NPN transistor. The second transistor T3 is a PNP transistor. The third transistor T4 is a PNP transistor. The grid electrode, the source electrode and the drain electrode of the PMOS tube are respectively a control end, a first end and a second end. The base electrode, the collector electrode and the emitter electrode of the triode are respectively a control end, a first end and a second end.
Specifically, the power supply terminal VCC is electrically connected to a source of the MOS transistor T1, the driving signal terminal a is electrically connected to a base of the first triode T2, a collector of the first triode T2 is electrically connected to a gate of the MOS transistor T1, the power supply terminal VCC is electrically connected to ground through the first resistor R1 and the second resistor R2, the power supply terminal VCC is electrically connected to a base of the second triode T3 through the first resistor R1, the power supply terminal VCC is electrically connected to an emitter of the second triode T3, a collector of the second triode T3 is electrically connected to an emitter of the third triode T4, a collector of the third triode T4 is electrically connected to a base of the first triode T2, a base of the third triode T4 is electrically connected to a collector of the first triode T2, and the unlock terminal B is electrically connected to a base of the second triode T3.
When the circuit works, the driving signal end A provides a high level signal, at the moment, the first triode T2 is conducted, the grid potential of the MOS tube T1 is pulled low, and the MOS tube is conducted. Because the power supply terminal VCC is electrically connected with the emitter of the second triode T3, the power supply terminal VCC is electrically connected with the base of the second triode T3 through the first resistor R1, the potential of the base of the second triode T3 is lower than the potential of the emitter, the second triode T3 is turned on, and then the emitter of the third triode T4 is high potential, and because the first triode T2 is turned on, the base of the third triode T4 is low potential, the third triode T4 is turned on, and then the base of the first triode T2 is continuously high potential, so that when the signal of the driving signal terminal a disappears, the circuit can still keep on state.
When the unlocking end B provides a high level signal, the second triode T3 is turned off, and the third triode T4, the first triode T2 and the MOS transistor T1 are turned off in sequence, so as to achieve the purpose of releasing the continuous conduction of the circuit.
Fig. 2 is a structural diagram of another self-holding circuit in the embodiment, and referring to fig. 2, optionally, the driving signal terminal a is electrically connected with the charging circuit.
The charging circuit comprises an RC circuit consisting of a capacitor C1 and a resistor R4, and the self-holding circuit is conducted after the driving signal is switched on and the charging of the RC circuit is completed through the charging circuit. The charging circuit avoids sudden change of the base potential of the first triode T2, and the stability of the self-holding circuit is improved.
Optionally, the unlocking terminal B is electrically connected to a filter circuit, for example, the filter circuit is an RC filter circuit formed by a resistor R5 and a capacitor C2, and the filter circuit ensures accurate determination and stability of a signal for releasing continuous conduction of the circuit.
Optionally, a third resistor R3 is connected in parallel between the first end and the control end of the MOS transistor T1. The third resistor R3 is used as a current limiting resistor for protecting the MOS transistor T1 from being burned out.
The utility model provides a self-sustaining circuit design is simple, and stability is strong, can realize the self-sustaining and relieve the function of self-sustaining.
It should be noted that the foregoing is only a preferred embodiment of the present invention and the technical principles applied. It will be understood by those skilled in the art that the present invention is not limited to the particular embodiments described herein, but is capable of various obvious changes, rearrangements and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present invention has been described in greater detail with reference to the above embodiments, the present invention is not limited to the above embodiments, and may include other equivalent embodiments without departing from the scope of the present invention.
Claims (8)
1. A self-holding circuit is characterized by comprising a power supply end, a driving signal end, an unlocking end, an MOS tube, a first triode, a second triode, a third triode, a first resistor and a second resistor,
the power supply end is electrically connected with the first end of the MOS tube, the driving signal end is electrically connected with the control end of the first triode, the first end of the first triode is electrically connected with the control end of the MOS tube,
the power supply end is grounded through a first resistor and a second resistor, the power supply end is electrically connected with the control end of the second triode through the first resistor,
the power supply end is electrically connected with the control end of the first triode through the second triode and the third triode, the control end of the third triode is electrically connected with the first end of the first triode,
the unlocking end is electrically connected with the control end of the second triode.
2. The self-sustaining circuit of claim 1, wherein said drive signal terminal is electrically connected to a charging circuit.
3. The self-holding circuit of claim 1, wherein the unlocking terminal is electrically connected to a filter circuit.
4. The self-sustaining circuit according to claim 1, wherein a third resistor is connected in parallel between the first terminal and the control terminal of the MOS transistor.
5. The self-holding circuit of claim 1, wherein the MOS transistor is a PMOS transistor.
6. The self-sustaining circuit according to claim 1, wherein said first transistor is an NPN transistor.
7. The self-sustaining circuit of claim 1, wherein said second transistor is a PNP transistor.
8. The self-sustaining circuit of claim 1, wherein said third transistor is a PNP transistor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202020212336.5U CN210986070U (en) | 2020-02-26 | 2020-02-26 | Self-holding circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202020212336.5U CN210986070U (en) | 2020-02-26 | 2020-02-26 | Self-holding circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
CN210986070U true CN210986070U (en) | 2020-07-10 |
Family
ID=71416135
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202020212336.5U Active CN210986070U (en) | 2020-02-26 | 2020-02-26 | Self-holding circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN210986070U (en) |
-
2020
- 2020-02-26 CN CN202020212336.5U patent/CN210986070U/en active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2736573A1 (en) | A usb charger, its switch control system and method, and a usb interface charger for a laptop | |
CN106208225B (en) | Charging activation circuit of rechargeable battery | |
JP2022107586A (en) | Plug state detection circuit, controller, and vehicle | |
CN210986070U (en) | Self-holding circuit | |
TWI640162B (en) | Reset circuit and related electronic device | |
CN105182833A (en) | Double-power-supply power supply and power-off sequential control device and method | |
CN117724453A (en) | Fault time delay circuit and device | |
CN209948734U (en) | Automatic load detection circuit | |
CN110798187B (en) | Power-on reset circuit | |
CN207588827U (en) | A kind of self-locking power switch device | |
CN107276037B (en) | Vehicle-mounted USB power interface protection circuit | |
CN112615419B (en) | Dual-power automatic switching circuit | |
CN113093594A (en) | Interlocking circuit realized by using output characteristic of IO port of single chip microcomputer | |
CN205453079U (en) | Overcurrent protection circuit of electronic switch | |
CN215528982U (en) | Power switch circuit capable of realizing power-on starting | |
US8149563B2 (en) | Ignition circuit | |
CN219779765U (en) | Overvoltage protection circuit and power utilization device | |
CN210577787U (en) | Protection circuit supporting hot plug and impact prevention | |
CN219164296U (en) | Dual-power automatic switching circuit | |
CN112448703A (en) | Switching device | |
CN215042603U (en) | Timing output control circuit for vehicle body controller | |
CN116154947B (en) | Deadlock release circuit, power supply switching circuit and electronic equipment | |
JPH0119468Y2 (en) | ||
CN212277906U (en) | Time delay turn-off circuit, power supply control device and gate system | |
CN107196510B (en) | Boost circuit for battery switch control circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |