CN206627938U - A kind of microcontroller and its low-power consumption EEPROM interface circuit - Google Patents

A kind of microcontroller and its low-power consumption EEPROM interface circuit Download PDF

Info

Publication number
CN206627938U
CN206627938U CN201621259861.2U CN201621259861U CN206627938U CN 206627938 U CN206627938 U CN 206627938U CN 201621259861 U CN201621259861 U CN 201621259861U CN 206627938 U CN206627938 U CN 206627938U
Authority
CN
China
Prior art keywords
eeprom
microcontroller
power consumption
module
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201621259861.2U
Other languages
Chinese (zh)
Inventor
万上宏
叶媲舟
黎冰
涂柏生
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Bojuxing Microelectronics Technology Co., Ltd.
Original Assignee
SHENZHEN BOJUXING INDUSTRIAL DEVELOPMENT Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SHENZHEN BOJUXING INDUSTRIAL DEVELOPMENT Co Ltd filed Critical SHENZHEN BOJUXING INDUSTRIAL DEVELOPMENT Co Ltd
Priority to CN201621259861.2U priority Critical patent/CN206627938U/en
Application granted granted Critical
Publication of CN206627938U publication Critical patent/CN206627938U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model discloses a kind of microcontroller and its low-power consumption EEPROM interface circuit, including clock module, eeprom memory, EEPROM interface control module, code options module and microcontroller core, the microcontroller core connects clock module and eeprom memory respectively, clock module is also connected with eeprom memory, eeprom memory is also respectively connected with memory and code options module, the utility model carries out the reading SECO of low-power consumption by EEPROM interface management module to eeprom memory, the power consumption of eeprom memory can be saved, so that microcontroller chip is applied to low-power consumption application requirement.The utility model can also enable scheme to be applied to the EEPROM of different type and different performance design object by changing the delays time to control information of delays time to control unit in microcontroller chip, have applicability it is wide, it is practical the advantages of.

Description

A kind of microcontroller and its low-power consumption EEPROM interface circuit
Technical field
MCU technical fields are the utility model is related to, specifically a kind of microcontroller and its low-power consumption EEPROM interface circuit.
Background technology
Microcontroller chip has a wide range of applications as a kind of general control chip.In some applications, it is right The power consumption requirements of microcontroller are very strict.The utility model proposes a kind of microcontroller and its EEPROM interface circuit arrangement, The reading SECO for carrying out low-power consumption to eeprom memory by EEPROM interface management module in chip, can be saved The power consumption of eeprom memory, so that microcontroller chip is applied to low-power consumption application requirement.
Utility model content
The purpose of this utility model is to provide a kind of microcontroller and its low-power consumption EEPROM interface circuit, with solution State the problem of being proposed in background technology.
To achieve the above object, the utility model provides following technical scheme:
A kind of microcontroller and its low-power consumption EEPROM interface circuit, including clock module, eeprom memory, EEPROM Interface control module, code options module and microcontroller core, the microcontroller core connect respectively clock module and Eeprom memory, clock module are also connected with eeprom memory, and eeprom memory is also respectively connected with memory and code choosing Item module.
As further scheme of the present utility model:The EEPROM interface control module include 3 delays time to control units, Two phase inverters and two and door.
Compared with prior art, the beneficial effects of the utility model are:The utility model manages mould by EEPROM interface Block carries out the reading SECO of low-power consumption to eeprom memory, the power consumption of eeprom memory can be saved, so that micro-control Device chip processed is applied to low-power consumption application requirement.The utility model can also be by changing delays time to control list in microcontroller chip The delays time to control information of member, scheme is applied to the EEPROM of different type and different performance design object, have suitable With property it is wide, it is practical the advantages of.
Brief description of the drawings:
Fig. 1 is entire block diagram of the present utility model;
Fig. 2 is the block diagram of EEPROM interface control module.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, the technical scheme in the embodiment of the utility model is carried out Clearly and completely describing, it is clear that described embodiment is only the utility model part of the embodiment, rather than whole Embodiment.Based on the embodiment in the utility model, those of ordinary skill in the art are not under the premise of creative work is made The every other embodiment obtained, belong to the scope of the utility model protection.
Referring to Fig. 1-2, the utility model describes a kind of microcontroller and its low-power consumption EEPROM interface circuit, including when Clock module, eeprom memory, EEPROM interface control module, code options module and microcontroller core, the microcontroller Device kernel connects clock module and eeprom memory respectively, and clock module is also connected with eeprom memory, eeprom memory It is also respectively connected with memory and code options module.
EEPROM interface control module includes 3 delays time to control units, two phase inverters and two and door.
The operation principle of this programme:As shown in Figure 1.Microcontroller includes clock module (CLOCK), EEPROM is stored Device, EEPROM interface control module (EEPROM_INTF), code options module (OPTION), microcontroller core (MCU_ CORE).Clock module (CLOCK) is responsible for producing the work clock required for chip operation.When microcontroller core asks to read It is stored in EEPROM corresponding to a certain address during content, the effective EEPROM that reads of microcontroller core (MCU_CORE) output please Signal (e2c_rd) is sought, while exports corresponding reading address signal (e2c_adr).When EEPROM interface control modules (EEPROM_INTF) when detecting effective reading EEPROM request signals (e2c_rd), will produce needed for EEPROM memories Low-power consumption interface sequence, the value of appropriate address unit is read back from EEPROM, and the value read back (e2c_din) is conveyed To microcontroller core (MCU_CORE).Code options module (OPTION) is responsible for configuration of overall importance to chip and is controlled. In the design, these configuration control information of overall importance include being used for each delay control in control chip in EEPROM interface modules The delays time to control information (dly_ctrl1, dly_ctrl2, dly_ctrl3) of unit processed.
When EEPROM interface control module (EEPROM_INTF) is responsible for the interface needed for regulation management reading eeprom memory Sequence.The temporal model that EEPROM interface control module reads EEPROM is as shown in Figure 2.E2c_cs is the gating of eeprom memory Signal;E2c_rd is EEPROM read request pulse signals;E2c_adr is EEPROM read request address signals;E2c_dout is EEPROM reads return data signal.When reading EEPROM, interface sequence has to the gating signal (e2c_ for meeting eeprom memory Cs) relative to EEPROM read requests pulse signal (e2c_rd) settling time requirement, while also to meet EEPROM store The gating signal (e2c_cs) of device relative to the retention time of EEPROM read requests pulse signal (e2c_rd) timing requirements.Read Eeprom memory operation is related to three kinds of power consumption modes of EEPROM storages.When the gating signal of eeprom memory is low electricity During level state (e2c_cs=0), eeprom memory is in standby patterns.When the gating signal of eeprom memory is height Effective status (e2c_cs=1) and when EEPROM read requests pulse signal is low level state (e2c_rd=1), EEPROM is deposited Reservoir is in read patterns.When the gating signal of eeprom memory is read to ask for high effective status (e2c_cs=1) and EEPROM When to seek pulse signal be low level state (e2c_rd=0), eeprom memory is in static patterns.Different IP providers The eeprom memory of offer has difference in power consumption, performance.When EEPROM is in standby patterns, power consumption is minimum. The power consumption of static patterns is bigger than standby pattern, smaller than read mode power consumption.In microcontroller chip design, in order to Be advantageous to the design of Digital Logic in chip, the dutycycle of microcontroller core work clock (clk_core) is generally 50%. , can be by the gating of eeprom memory when microcontroller is in running status in the design of in general microcontroller chip Signal always remains as high effective status, while uses microcontroller core work clock (clk_core) to read to ask as EEPROM Seek pulse signal (e2c_rd).In this design, when microcontroller is in running status, eeprom memory alternating The read pattern higher in power consumption and static patterns.
The design principle of EEPROM interface control module is as shown in Figure 2.EEPROM interface management module is according to code options Delays time to control information (dly_ctrl1, dly_ctrl2, the dly_ for the delays time to control unit that module (OPTION) transmits Ctrl3) the output delay to delay unit in EEPROM interface control module (EEPROM_INTF) is controlled.Microcontroller Core clock clk_core exports a time delayed signal clk_core_ after delays time to control unit 1 (DELAY_CELL_1) Dly1, a time delayed signal clk_core_dly1 are dly1 relative to microcontroller core clock clk_core delay time, Can be that dly1 regulates and controls to delay time by delays time to control information (dly_ctrl1).Time delayed signal clk_core_ Dly1 exports secondary delay signal clk_core_dly2, secondary delay after delays time to control unit 2 (DELAY_CELL_2) Delay times of the signal clk_core_dly2 with respect to a time delayed signal clk_core_dly1 is dly2, can be controlled by being delayed Information (dly_ctrl2) processed is that dly2 regulates and controls to delay time.Secondary delay signal clk_core_dly2 is controlled by delay After unit 3 (DELAY_CELL_3) processed, time delayed signal clk_core_dly3 three times is exported, three times time delayed signal clk_core_ Delay times of the dly3 with respect to secondary delay signal clk_core_dly2 is dly3, can pass through delays time to control information (DELAY_ CELL_3 it is) that dly3 regulates and controls to delay time.As shown in Fig. 2 secondary delay signal clk_core_dly2 passes through phase inverter After negating, the input of two inputs and door, the output signal with door are connected to together with microcontroller core clock clk_core Eeprom memory interface is driven as the read request pulse signal (e2c_rd) for reading eeprom memory.Time delayed signal three times Clk_core_dly3 is connected to two inputs and door after phase inverter negates together with microcontroller core clock clk_core Input, drive eeprom memory to connect as the gating signal (e2c_cs) of eeprom memory with the output signal of door Mouthful.By changing delays time to control information (dly_ctrl1, dly_ctrl2, dly_ctrl3) to EEPROM interface control module (EEPROM_INTF) the output delay of delay unit is controlled in, and read request pulse signal (e2c_rd) can be made to meet arteries and veins It is wider than the requirement of minimum pulse width duration, while it is smaller its pulsewidth is tried one's best, and can make during eeprom memory is read, Eeprom memory is only in the read power consumption modes that power consumption is of a relatively high in the relatively short time.Also, by reading After taking the data of EEPROM memories successfully to return, the gating signal (e2c_cs) of eeprom memory is closed, so that EEPROM memories are only in the of a relatively high static power consumption modes of power consumption in the relatively short time, in remaining time, EEPROM memories can substantially reduce the work(of microcontroller all in the relatively low standby power consumption modes of power consumption Consumption.

Claims (2)

1. a kind of microcontroller and its low-power consumption EEPROM interface circuit, including clock module, eeprom memory, EEPROM connect Mouth control module, code options module and microcontroller core, it is characterised in that the microcontroller core connects clock respectively Module and eeprom memory, clock module are also connected with eeprom memory, eeprom memory be also respectively connected with memory and Code options module.
2. a kind of microcontroller according to claim 1 and its low-power consumption EEPROM interface circuit, it is characterised in that described EEPROM interface control module includes 3 delays time to control units, two phase inverters and two and door.
CN201621259861.2U 2016-11-23 2016-11-23 A kind of microcontroller and its low-power consumption EEPROM interface circuit Active CN206627938U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201621259861.2U CN206627938U (en) 2016-11-23 2016-11-23 A kind of microcontroller and its low-power consumption EEPROM interface circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201621259861.2U CN206627938U (en) 2016-11-23 2016-11-23 A kind of microcontroller and its low-power consumption EEPROM interface circuit

Publications (1)

Publication Number Publication Date
CN206627938U true CN206627938U (en) 2017-11-10

Family

ID=60213252

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201621259861.2U Active CN206627938U (en) 2016-11-23 2016-11-23 A kind of microcontroller and its low-power consumption EEPROM interface circuit

Country Status (1)

Country Link
CN (1) CN206627938U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113849434A (en) * 2021-12-01 2021-12-28 杰创智能科技股份有限公司 Multifunctional configurable EEPROM interface control coprocessor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113849434A (en) * 2021-12-01 2021-12-28 杰创智能科技股份有限公司 Multifunctional configurable EEPROM interface control coprocessor

Similar Documents

Publication Publication Date Title
CN102981776B (en) DDR PSRAM, controller and access method for DDR PSRAM and operating method thereof, and data writing and reading methods thereof
CN100376006C (en) Semiconductor memory device having advanced data strobe circuit
CN102411982B (en) Memory controller and method for controlling commands
CN102426851B (en) Read sequence generating circuit
CN206627938U (en) A kind of microcontroller and its low-power consumption EEPROM interface circuit
CN105242768A (en) Clock controlled bridge apparatus used for low-power-consumptioon high-speed AHB bus to access multiple SRAMs
CN106354243A (en) Low power consumption management method for chip of microcontroller
CN101686041A (en) Gated clock circuit and gated clock signal generation method
CN104850516A (en) DDR frequency conversion design method and device
CN106598485A (en) Microcontroller and low-power consumption EEPROM interface circuit
CN206339931U (en) A kind of low-power consumption MCU core sheet devices based on FLASH
CN104461956A (en) Method, device and system for accessing synchronous dynamic random access memories (SDRAMs)
US9437288B2 (en) Dual mode clock and data scheme for memory programming
CN207134139U (en) A kind of low-power consumption ROM interface circuits in MCU chip
CN103577110A (en) System on chip and read-write method thereof
CN203733100U (en) Memory system structure based on PCM (Phase Change Memory)
CN104679681A (en) High-speed bridge device for AHB (advanced high-performance bus) accessing on-chip SRAM (static random access memory) and operating method of high-speed bridge device
CN102930901B (en) Controller used for memory and method for using controller
CN105468128A (en) Management method and management device for internal power consumption of SOC (System on Chip)
CN204731785U (en) Based on the identifying code intelligent acquisition equipment of cloud platform management
CN107170483A (en) A kind of low-power consumption ROM interface circuits in MCU chip
CN106774812A (en) A kind of low-power consumption MCU core sheet devices based on FLASH
CN206224379U (en) A kind of low-power consumption managing device of microcontroller chip
CN107168641A (en) Flash low-power consumption management method in a kind of MCU chip
CN201122939Y (en) Low-power consumption non-crossover four-phase clock circuit

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address

Address after: 518051 Shenzhen Nanshan District, Guangdong Province, Guangdong Province, Yuehai Street High-tech Zone Community Science and Technology South Road 18 Shenzhen Bay Science and Technology Eco-Park 12 Skirt Building 732

Patentee after: Shenzhen Bojuxing Microelectronics Technology Co., Ltd.

Address before: 518000 4th Floor, New Material Port D(4) Building, No.2 Changyuan New Material Port, Zhongxin Road, Nanshan District, Shenzhen City, Guangdong Province

Patentee before: Shenzhen Bojuxing Industrial Development Co., Ltd.

CP03 Change of name, title or address