CN205353657U - Diagnosis of multi -functional communication interface data and signal driver card - Google Patents

Diagnosis of multi -functional communication interface data and signal driver card Download PDF

Info

Publication number
CN205353657U
CN205353657U CN201521055251.6U CN201521055251U CN205353657U CN 205353657 U CN205353657 U CN 205353657U CN 201521055251 U CN201521055251 U CN 201521055251U CN 205353657 U CN205353657 U CN 205353657U
Authority
CN
China
Prior art keywords
circuit
interface
data
digital
circuitry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201521055251.6U
Other languages
Chinese (zh)
Inventor
姚旺君
马保全
徐振国
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
No.6 Research Institute of China Electronics Corporation
Zhongdian Intelligent Technology Co., Ltd.
Original Assignee
No6 Research Institute Of China Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by No6 Research Institute Of China Electronics Corp filed Critical No6 Research Institute Of China Electronics Corp
Priority to CN201521055251.6U priority Critical patent/CN205353657U/en
Application granted granted Critical
Publication of CN205353657U publication Critical patent/CN205353657U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model relates to a digital control field especially relates to a diagnosis of multi -functional communication interface data and signal driver card: including DSP circuit, FPGA circuit, ADC circuit, DAC circuit, profibus controller circuit, RS485 interface circuit, digital quantity IO interface circuit, parallel bus interface circuit, the DSP circuit with the FPGA circuit links to each other for data signal processing, data processing, the analysis of agreement data construction and structure carry out, the FPGA circuit with ADC circuit, DAC circuit, digital quantity IO interface circuit, parallel bus interface circuit link to each other, through profibus controller circuit links to each other with RS485 interface circuit for it disassembles in step and carries out parallel data conversion, IO volume and deposit that handle and the agreement realizes to carry out logical processing, serial data. The utility model discloses most communication interface of the numerically controlled that has integrateed and IO circuit interface to simple structure, multi -functional, can programme, can carry out diagnostic tests to the corresponding function of on -the -spot instrumentation and system as required, portable high efficiency is easy -to -use.

Description

A kind of multi-functional communication interface data diagnosis and signal drive card
Technical field
This utility model relates to digital control field, particularly relates to a kind of multi-functional communication interface data diagnosis and signal drives card.
Background technology
The product composition of digital control field includes digital display circuit and controls equipment, field instrumentation instrument, sensor and Digital I/O collection driver element.Serial communication technology and parallel data bus line communication technology based on RS485 interface have a wide range of applications at digital control field, conventional serial communication technology has ProfiBus, MVB, WTB, UART etc., it addition, the major part chip such as controller and memorizer is required for using parallel data bus line communication technology.In research and development and industry spot, when diagnosis digital display circuit controls the various problem that equipment occurs, simple function, single communication, non-programmable Detecting device can only be adopted at present.When the control equipment employing the multiple serial communication bus such as Profibus, UART and MVB is detected, it is necessary to use multiple different monitoring instrument, and then cause that detection efficiency is greatly reduced.Meanwhile, the data diagnosis of parallel bus communication is mainly adopted logic analyser by the development controlling equipment in digital display circuit, and logic analyser is expensive, and volume is heavy, and difficult use.Numerical control system also relates to the semaphore such as Digital I/O amount, simulation IO amount, whether normal normal acquisition for these semaphores is with output and whether normal with instrument and meter, sensor and Digital I/O driver element that digital display circuit control equipment is connected, and the equipment of multiple difference in functionality or instrument can only be adopted at present to diagnose above-mentioned interface function.Lack a kind of multifunction programable instrument that can simultaneously diagnose universal serial bus, parallel bus, Digital I/O amount, simulation IO amount at present.
Chinese patent CN202435421 discloses a kind of multi-functional HART communication interface, including communication interface base plate and digiboard card, communication interface base plate includes communication interface modules, power module and HART communication passage, numeral board is logic chip circuit-board card or the digital board with MCU microprocessor, data are sent into digiboard by HART communication passage and are sticked into row data and process and be connected with main website by communication interface modules after protocol conversion by HART field apparatus, and power module is power supply needed for the offer of communication interface base plate upper module.There is different master station communication physical interfaces, any one in RS232, RS485, USB, bluetooth can be conveniently exchanged for, there is very big physical interface and select motility;Realize multiple master station protocol and the seamless link of HART fieldbus, enable HART field apparatus to be more conveniently accessed into existing main station system;Built-in complete HART main website data link layer, can be compatible with all HART field apparatus.The shortcoming of described communication interface is, it is impossible to have the several functions of diagnosis universal serial bus, parallel bus, Digital I/O amount, simulation IO amount simultaneously.
Utility model content
This utility model provides a kind of multi-functional communication interface data diagnosis and signal to drive card, including DSP (Digital Signal Processing) circuit, FPGA (field programmable gate array) circuit, ADC (analog-digital converter) circuit, DAC (digital analog converter) circuit, Profibus (fieldbus) controller circuitry, RS485 interface circuit, digital quantity I/O interface circuitry, parallel bus interface circuit;Wherein, described DSP circuit is connected with described FPGA circuitry, is used for carrying out Digital Signal Processing, data process, agreement data structure analysis and structure;Described FPGA circuitry is connected with described adc circuit, DAC-circuit, digital quantity I/O interface circuitry, parallel bus interface circuit, described FPGA circuitry and RS485 interface circuit are joined directly together, or described FPGA circuitry is indirectly connected to by described Profibus controller circuitry and RS485 interface circuit, for carrying out logical process, serial data synchronizes to disassemble and carry out parallel data conversion, Digital I/O amount deposits process and protocol realization, and control signal is for display working condition simultaneously.
Further, described DSP circuit includes clock circuit, JTAG (JTAG) circuit and LED control circuit.
Further, described FPGA circuitry includes clock circuit, jtag circuit, chip configuration circuit and LED display circuit.
Further, the RS485 transceiver that described RS485 interface circuit uses is the ADM2483 with isolation features, adds ESD and surging protection circuit at differential lines arrival end.
Further, described Digital I/O interface circuit uses HCP-0661 to carry out Phototube Coupling, including digital-quantity input interface circuit and digital-quantity output interface circuit.
Further, described parallel bus interface circuit is the extraction of the I/O port line of FPGA circuitry, and on the I/O port line drawn, series connection carries out the resistance that signal transmission matches, by FPGA circuitry is programmed to determine the input and output direction of I/O port line.
Further, described adc circuit includes reference source circuit and converter.By SPI communication mouth, data and FPGA circuitry are communicated, adopt optocoupler and FPGA circuitry to be attached.
Further, described DAC-circuit includes reference source circuit and D/A converter.Digital interface is SPI interface, adopts optocoupler and FPGA circuitry to be attached.
Compared with prior art, the beneficial effects of the utility model are in that:
1. this utility model is integrated with most of communication interface and the I/O circuit interface that digital control industry spot uses, and it is simple in construction, multi-functional, able to programme, using this utility model that the corresponding function of field instrument equipment and system is carried out diagnostic detection, Portable high-efficiency is easy-to-use;
2. this utility model applies also for the Digital Signal Processing debugging based on DSP and based on the emulation of various agreements of FPGA circuitry, debugging, exploitation.
3. this utility model relates to digital control field, the data of the fieldbus that RS485 is physical layer such as MVB, Profibus, all kinds of parallel bus can not only be realized intercept analysis, moreover it is possible to produce instrument, communication, the random waveform signal of automatic control system and digital quantity I/O signal.
Accompanying drawing explanation
Fig. 1 multi-functional communication interface data diagnosis and signal drive the functional block diagram of card;
Specific embodiment
Embodiment 1
This utility model provides a kind of multi-functional communication interface data diagnosis and signal to drive card, including DSP circuit, FPGA circuitry, adc circuit, DAC-circuit, Profibus controller circuitry, RS485 interface circuit, digital quantity I/O interface circuitry, parallel bus interface circuit;Wherein,
Described DSP circuit is connected with described FPGA circuitry, is used for carrying out Digital Signal Processing, data process, agreement data structure analysis and structure;It is able to programme, can burning repeatedly, and data interaction can be carried out with host computer by RS232 interface circuit, it is simple to realize user-machine interface, control corresponding LED as required simultaneously and show, convenient observation.
Described FPGA circuitry is connected with described adc circuit, DAC-circuit, digital quantity I/O interface circuitry, parallel bus interface circuit, it is connected with RS485 interface circuit by described Profibus controller circuitry, for carrying out logical process, serial data synchronizes to disassemble and carry out parallel data conversion, Digital I/O amount deposits process and protocol realization, and control signal is for display working condition simultaneously;Described FPGA circuitry includes clock circuit, jtag circuit, chip configuration circuit and LED display circuit, support online programmable and logic display function, wherein jtag circuit band protection Design, to prevent surge and electrostatic for the impact of JTAG mouth pin, the EP3C40F484I7N of the CycloneIII series of altera corp selected by FPGA circuitry device.FPGA circuitry uses SignalTap software, detection and the diagnosis of interface can be realized, simultaneously, also FPGA circuitry can be set to coprocessor, interface is inputted data and is sent to DSP circuit by parallel bus, carrying out data diagnosis and analysis in DSP circuit, the corresponding interface function situation can indicate by LED on card.
Described RS485 interface circuit can serve as any differential serial bus interface that physical layer is RS485, such as Profibus, MVB, WTB, UART etc., data link layer protocol realizes as required in FPGA circuitry, data process and can realize in dsp, it also is able to just do in FPGA circuitry as required data analysis and problem diagnosis, the RS485 transceiver that the RS485 interface circuit of described card uses is the ADM2483 with isolation features, without additionally increasing opto-coupler chip again, the space of RS485 interface circuit can be reduced, add ESD and surging protection circuit at differential lines arrival end simultaneously, increase the reliabilty and availability of circuit.
Described Digital I/O interface circuit as the acquisition port of input digital quantity signal, also can, as digital output mouth, can be programmed realizing as desired by FPGA circuitry.
Described Profibus controller circuitry includes clock circuit and parallel bus interface level conversion and impedance matching circuit.Described Profibus controller circuitry can do Profibus main website according to the Profibus controller used and use, outside slave station equipment is diagnosed, working method can select that do DPRAM (Double Port Random Memory), DSP circuit and Profibus controller in FPGA circuitry carries out configuring and data interaction in this DPRAM.
The Time-Series analysis of the various parallel bus interfaces that described parallel bus interface circuit is mainly used in development product, data analysis.Parallel bus interface of the present utility model lead-in wire can be connected with the parallel bus of test product, FPGA circuitry use hardware description language carry out module design and simple signal port line definition, then pass through FPGA circuitry Integrated Development software environment and tested bus is carried out sequential and data analysis, very convenient can intuitively arrive bus timing and data form, it is simple to product problem is searched and logical design.
Described adc circuit is mainly used in sampling and the conversion of analog input signal, data and FPGA circuitry being communicated by SPI communication mouth, the software of analyzing being internally integrated by FPGA circuitry is carried out data parsing or carries out data analysis by the parallel communications oral instructions between FPGA circuitry and DSP circuit to DSP circuit simultaneously.Described adc circuit includes reference source circuit and converter.Adopting AD7708 as converter, digital interface is SPI interface, adopts optocoupler HCPL-0661 and FPGA to be attached
The digital quantity needing output is passed to FPGA circuitry by parallel interface by DSP circuit by described DAC-circuit, parallel data is carried out serial conversion by FPGA circuitry, data are passed to DAC-circuit by the SPI interface realized by inside hardware description language, and digital quantity is converted to analog output by DAC-circuit.Described DAC-circuit includes reference source circuit, D/A converter.Adopting DAC7311 as D/A converter, digital interface is SPI interface, adopts optocoupler HCPL-0661 and FPGA circuitry to be attached.
Described Digital I/O interface circuit uses HCP-0661 to carry out Phototube Coupling, including digital-quantity input interface and digital-quantity output interface circuit.
Described parallel bus interface circuit is the extraction of the I/O port line of FPGA circuitry, and on the I/O port line drawn, series connection carries out the resistance that matches of signal transmission, by FPGA circuitry is programmed to determine the input and output direction of this mouthful of line.
Signal conditioning circuit adopts LM293 differential comparator composition hysteresis comparator circuit, to improve the capacity of resisting disturbance of modulate circuit, the pulse of externally input can be potential pulse or current impulse, if current impulse can be sampled by high-accuracy resistance, voltage-type and current mode are selected by wire jumper, carry out interface by optocoupler HCPL-0661 with FPGA circuitry simultaneously, improve the reliability of circuit, on-line data analysis can be done in FPGA circuitry also by FPGA circuitry Integrated Development software environment, DSP circuit can be sent to by parallel interface and do data analysis.
RS232 interface circuit is mainly used as data-printing or the data-interface communicated with upper computer software.
Power-switching circuit includes the 24V of the anti-reverse of power import end and short-circuit protection circuit, use LM22678-ADJ switching power source chip and turns 5V switching power circuit, uses the 5V of LM2853-3.3 synchronous buck regulators chip to turn 3.3V circuit, uses the 5V of LM2852-1.2 switching power source chip to turn 1.2V circuit, uses the 5V of the LDO chip of LP3878 to turn 2.5V circuit and 3.3V turns 1.9V circuit;Each road voltage of conversion is for the various required chip in card;Power-switching circuit converts the 24V voltage of input the voltage of various magnitude of voltage to: such as 5V, 3.3V, 2.5V, 1.9V, 1.2 for related functional circuits, each road voltage of power supply supervisory circuit monitoring power-switching circuit conversion, reset signal is produced lower than supervisory circuit during the threshold value that each road voltage is arranged, reset FPGA circuitry and Profibus controller circuitry, DSP circuit regularly exports watchdog pulse to FPGA circuitry by parallel bus simultaneously, FPGA circuitry internal sample feeds Canis familiaris L. pulse, if carrying out logical AND operation on circuit without the reset signal feeding Canis familiaris L. pulse one low level signal of output and power supply supervisory circuit to be at the appointed time then output to the reset input pin of DSP circuit, to prevent program fleet.
Power supply supervisory circuit uses TCM809 and LTC2900 chip monitoring 5V, 3.3V, 2.5V, 1.9V, 1.2V voltage, when the voltage of monitoring is when arranging below threshold value, power supply supervisory circuit produces the reset signal of programmable time width, reset DSP circuit, FPGA circuitry and Profibus controller circuitry.DSP circuit regularly exports watchdog pulse to FPGA circuitry by parallel bus simultaneously, FPGA circuitry internal sample feeds Canis familiaris L. pulse, if carrying out logical AND operation on circuit without the reset signal feeding Canis familiaris L. pulse one low level signal of output and power supply supervisory circuit to be at the appointed time then output to the reset input pin of DSP circuit, to prevent program fleet.

Claims (8)

1. a multi-functional communication interface data diagnosis and signal drive card, it is characterized in that, including DSP circuit, FPGA circuitry, adc circuit, DAC-circuit, Profibus controller circuitry, RS485 interface circuit, digital quantity I/O interface circuitry, parallel bus interface circuit;Wherein,
Described DSP circuit is connected with described FPGA circuitry, is used for carrying out Digital Signal Processing, data process, agreement data structure analysis and structure;
Described FPGA circuitry is connected with described adc circuit, DAC-circuit, digital quantity I/O interface circuitry, parallel bus interface circuit, described FPGA circuitry and RS485 interface circuit are joined directly together, or described FPGA circuitry is indirectly connected to by described Profibus controller circuitry and RS485 interface circuit, for carrying out logical process, serial data synchronizes to disassemble and carry out parallel data conversion, IO amount deposits process and protocol realization, and control signal is for display working condition simultaneously.
2. multi-functional communication interface data diagnosis according to claim 1 and signal drive card, it is characterised in that described DSP circuit includes clock circuit, jtag circuit and LED control circuit.
3. multi-functional communication interface data diagnosis according to claim 1 and signal drive card, it is characterised in that described FPGA circuitry includes clock circuit, jtag circuit, chip configuration circuit and LED display circuit.
4. multi-functional communication interface data diagnosis according to claim 1 and signal drive card, it is characterised in that the RS485 transceiver that described RS485 interface circuit uses is the ADM2483 with isolation features, add ESD and surging protection circuit at differential lines arrival end.
5. multi-functional communication interface data diagnosis according to claim 1 and signal drive card, it is characterised in that described Digital I/O interface circuit uses HCP-0661 to carry out Phototube Coupling, including digital-quantity input interface and digital-quantity output interface circuit.
6. multi-functional communication interface data diagnosis according to claim 1 and signal drive card, it is characterized in that, described parallel bus interface circuit is exactly the extraction of the I/O port line of FPGA circuitry, on the I/O port line drawn, series connection carries out the resistance that signal transmission matches, by FPGA circuitry is programmed to determine the input and output direction of this mouthful of line.
7. multi-functional communication interface data diagnosis according to claim 1 and signal drive card, it is characterized in that, described adc circuit includes reference source circuit and converter, data and FPGA circuitry is communicated by SPI communication mouth, adopts optocoupler and FPGA circuitry to be attached.
8. multi-functional communication interface data diagnosis according to claim 1 and signal drive card, it is characterised in that described DAC-circuit includes reference source circuit and D/A converter, and digital interface is SPI interface, adopt optocoupler and FPGA circuitry to be attached.
CN201521055251.6U 2015-12-16 2015-12-16 Diagnosis of multi -functional communication interface data and signal driver card Active CN205353657U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201521055251.6U CN205353657U (en) 2015-12-16 2015-12-16 Diagnosis of multi -functional communication interface data and signal driver card

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201521055251.6U CN205353657U (en) 2015-12-16 2015-12-16 Diagnosis of multi -functional communication interface data and signal driver card

Publications (1)

Publication Number Publication Date
CN205353657U true CN205353657U (en) 2016-06-29

Family

ID=56168466

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201521055251.6U Active CN205353657U (en) 2015-12-16 2015-12-16 Diagnosis of multi -functional communication interface data and signal driver card

Country Status (1)

Country Link
CN (1) CN205353657U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105425681A (en) * 2015-12-16 2016-03-23 中国电子信息产业集团有限公司第六研究所 Multifunctional communication interface data diagnosis and signal driving card
CN112596767A (en) * 2020-12-16 2021-04-02 安徽阿瑞特汽车电子科技有限公司 CAN burns record portable device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105425681A (en) * 2015-12-16 2016-03-23 中国电子信息产业集团有限公司第六研究所 Multifunctional communication interface data diagnosis and signal driving card
CN112596767A (en) * 2020-12-16 2021-04-02 安徽阿瑞特汽车电子科技有限公司 CAN burns record portable device

Similar Documents

Publication Publication Date Title
CN105425681B (en) A kind of multi-functional communication interface data diagnosis and signal driving card
CN101807068B (en) Universal bus parallelism-based vehicle diagnosis system and method
CN203454922U (en) Detector for cannon servo system
US8281280B2 (en) Method and apparatus for versatile controllability and observability in prototype system
CN104133171A (en) Simple boundary scan test system and method based on single-chip microcomputer
CN102541707A (en) Multiplex JTAG (Joint Test Action Group) interface-based FPGA (Field Programmable Gate Array) on-chip logic analyzer system and method
CN103019940B (en) A kind of electric energy meter embedded software half simulation testing device
CN203164345U (en) Multi-core cable detector
CN102087334A (en) High-reliability digital quantity acquisition system
CN103049361A (en) FPGA (Field Programmable Gata Array) with embedded logical analysis function and logical analysis system
CN205353657U (en) Diagnosis of multi -functional communication interface data and signal driver card
CN103631689B (en) Data acquisition unit, in-circuit emulation debugging system and method
CN206975092U (en) A kind of Auto-Test System impedance voltage test device
CN103257606A (en) USB interface high-speed and real-time sampling logic analyzer
CN105548717A (en) Electrical parameter testing device based on virtual instrument technology
CN200944111Y (en) Water quality analyzer with wireless communication function
CN101813753A (en) Electric quantity measuring and fault recording device for power generator
CN201812005U (en) Performance test box and performance test system for analogue input/output (AI/O) module
CN201765279U (en) TFT-LCD display-based electric power quality analysis meter
CN103926846B (en) The system that aircraft ammunition simulation generates with fault
CN106094630A (en) A kind of rail vehicle debugging signal automatic acquisition device
CN103472387B (en) A kind of gpio line test macro and method of testing being applicable to anti-fuse type FPGA
CN201698007U (en) Electrical quantity measuring and fault recording device of generator
CN103777625A (en) Generalized helicopter laboratory measurement and control system
CN204406391U (en) A kind of data of optical fiber gyroscope R-T unit based on SPI

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20190716

Address after: Room 622, Building A, China Electronic Information Security Industry Base, Changping District, Beijing, 102200

Co-patentee after: No.6 Research Institute of China Electronics Corporation

Patentee after: Zhongdian Intelligent Technology Co., Ltd.

Address before: No. 25 Tsinghua East Road, Haidian District, Beijing 100085

Patentee before: No.6 Research Institute of China Electronics Corporation