CN204887226U - Medical endoscope's integral type integrated system - Google Patents

Medical endoscope's integral type integrated system Download PDF

Info

Publication number
CN204887226U
CN204887226U CN201520474686.8U CN201520474686U CN204887226U CN 204887226 U CN204887226 U CN 204887226U CN 201520474686 U CN201520474686 U CN 201520474686U CN 204887226 U CN204887226 U CN 204887226U
Authority
CN
China
Prior art keywords
video
data
signal
chip
port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201520474686.8U
Other languages
Chinese (zh)
Inventor
陈锦棋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong Softlink Medical Innovation Co Ltd
Original Assignee
Guangdong Softlink Medical Innovation Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong Softlink Medical Innovation Co Ltd filed Critical Guangdong Softlink Medical Innovation Co Ltd
Priority to CN201520474686.8U priority Critical patent/CN204887226U/en
Application granted granted Critical
Publication of CN204887226U publication Critical patent/CN204887226U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Endoscopes (AREA)

Abstract

The utility model relates to a medical endoscope's integral type integrated system, including the integral type host computer, record chip and display driving chip including image enhancement chip, video in the integral type host computer, the image enhancement chip carries out the humidifying treatment with the video image who receives to sent simultaneously records chip and display driving chip to the video, records the chip by this video and records, is play in real time by this display driving chip, the video is recorded chip completion video and is recorded the back, sends to display driving chip, carries out the video playback. Compare in prior art's defect, the utility model discloses use image enhancement chip, video to record simultaneously and carry out the collaborative work with display driving chip, make the picture of output more clear.

Description

A kind of integral type integrated system of medical endoscope
Technical field
The utility model relates to a kind of video recorder circuitry, particularly a kind of integral type integrated system of medical endoscope.
Background technology
Endoscope is a kind of conventional medicine equipment, is become by flexible part, light source and an arrangement of mirrors head group.Through the natural hole of human body, or the minimal incision * that underwent operative is done enters in human body, during use, endoscope is imported the organ of preliminary examination, directly can spy on the change of relevant portion.
When endoscope is at inside of human body, is divided by the camera lens part of this endoscope and carry out video acquisition, and the transmission of video after gathering is carried out image procossing to main frame backstage, and play in real time.Then, because doctor is in surgical procedure, may need to repeat viewing to some pictures or video.
Meanwhile, after completing video record, the playback carrying out video is also needed to broadcast.And when video carries out driving broadcasting, use conventional video drive playing circuit, often can produce the not smooth problem of video playback.
Wherein, the quality of picture quality directly affects the result of use of endoscope.During owing to carrying out IMAQ in human body, can due to a variety of causes of inside of human body, and cause occurring noise jamming, brightness cannot regulate or cause due to the color of light image to occur aberration automatically, so cause in the image procossing in later stage, being difficult to the image of rediscover, making doctor be difficult to identification when observing.Therefore, need to provide a kind of and strengthen picture quality, carry out video record and drive the circuit of display.
Utility model content
The utility model is that the shortcoming overcoming prior art is with not enough, provides a kind of integral type integrated system of medical endoscope.
The utility model is achieved through the following technical solutions: a kind of integral type integrated system of medical endoscope, comprises integral type main frame, and described integral type main frame comprises:
Assembled frame, it includes display screen front panel, back shroud, epipleural, lower side panel, left plate and right plate, and described back shroud is provided with some ventilated net windows;
Display screen, it is arranged on display screen front panel;
Supporting plate, it is arranged in the assembled frame at display screen rear;
LED cold light source device, it is arranged on supporting plate;
Be provided with the control board of image enhaucament, video record and display driver circuit, it is arranged on supporting plate;
Each circuit control panel shielding box, is arranged on supporting plate, its inner each functional circuit control board of accommodating installation respectively;
Radiator fan, its distribution is arranged in the assembled frame between supporting plate and back shroud;
Ventilation gauze screen, it is arranged on the position of corresponding ventilated net window in back shroud;
Described image enhaucament, video record and display driver circuit comprise image enhaucament chip, video record chip and display driver chip; The video image of reception is carried out enhancing process by described image enhaucament chip, and is sent to video record chip and display driver chip simultaneously, is recorded, play in real time by this display driver chip by this video record chip; After described video record chip completes video record, be sent to display driver chip, carry out video playback;
---described image enhaucament chip comprises: data sink, controller, static memory, image intensifier, data logger and clock generator;
---described data sink, it is for receiving viewdata signal, and is sent to this image intensifier;
---described controller, it is for receiving outer triggering signal, and the operating state of corresponding control data receiver, image enhaucament itself and data logger;
---described static memory, it is for the driving data of memory image booster, to drive the work of this image intensifier;
---described image intensifier, it comprises an image border intensifier circuit; Described image border intensifier circuit is for strengthening the definition of image border;
---described data logger, it for receiving the view data after image intensifier process, and carries out data output;
---described clock generator, it is for being image enhaucament chip clocking;
Described video record chip comprises: data sink, video encoder, Video Decoder, data logger and processor;
---described data sink, for receiving outside vision signal, and is sent to video encoder;
---described video encoder, for recording encoding video signal;
---described Video Decoder, for decoding video signal playback;
---described data logger, for exporting vision signal;
---described processor, for the work of control data receiver, video encoder, Video Decoder and data logger;
Described display driver chip comprises: receiver of the analog signal, digit signal receiver, analog to digital converter, multiplexer, output format transducer, data logger and controller;
---described receiver of the analog signal, for receiving analog signal, and is sent to analog to digital converter;
---described analog to digital converter, for analog signal is converted to data-signal, and is sent to multiplexer;
---described data signal receiver, for receiving data-signal, and is sent to multiplexer;
---described multiplexer, for being integrated by two paths of signals, line output of going forward side by side is to output format transducer;
---described output format transducer, for signal format being changed, and exports data logger to;
---described data logger, exports signal, and shows;
---described controller, for the work of control simulation signal receiver, digit signal receiver, analog to digital converter, multiplexer, output format transducer and data logger.
Compared to prior art, the utility model, for the defect of prior art, provides a kind of video recorder circuitry being specifically designed to medical endoscope.Especially by being divided into multiple functional module in control chip, by each functional module independence co-ordination, can realize video record respectively also, reaching can the effect replayed of playback.
Further, the utility model additionally provides a kind of video driver circuit being specifically designed to medical endoscope.Especially by being divided into multiple functional module in control chip, difference also by each functional module independence co-ordination, can realize the effect to video drive, makes broadcasting more smooth clear.
In addition, in order to make the picture of broadcasting more clear, also add the process that image enhaucament chip carries out image, making the final picture exported clear.
Further, described image enhaucament chip also comprises a de-noising processor; The viewdata signal that described data sink receives, is sent to de-noising processor and carries out noise reduction process, then be forwarded to image intensifier.
Further, described image enhaucament chip also comprises a dynamic memory; View data after described de-noising processor process, is first sent to dynamic memory and stores, then be forwarded to image intensifier.
Further, described image enhaucament chip also comprises a pixel self adaptation proofreading equipment; View data after process is first sent to described pixel self adaptation proofreading equipment by described image intensifier, carries out pixel and adapts to check and correction, then be sent to data logger by this pixel self adaptation proofreading equipment.
Further, described image enhaucament chip also comprises a vision signal multiplier and a storage signal multiplier; Described clock generator, the clock signal of generation is sent to respectively vision signal multiplier and storage signal multiplier, and by this vision signal multiplier, clock signal is sent to data sink, by this storage signal multiplier, clock signal is sent to dynamic memory and static memory.
Further, described video record chip also comprises an image processor, processes for the video received data sink, and the image after process is sent to video encoder.
Further, described image processor comprises edge intensifier circuit and the interfered circuit that abates the noise.
Further, described image enhaucament chip exterior is provided with: for receive supply power voltage power port, for receive picture signal receiver port, for outputting video signal video signal port, for export row field signal row field signal port, for receiving the clock signal port of external timing signal and storing the data receiver port of data for receiving;
Described video record chip exterior is provided with: power port, video input port, video-out port and PORT COM; Described video input port is connected with the data sink of this video record chip internal, for receiving outside video data; Described video-out port, is connected with described data logger, for output video data; Described PORT COM, is connected with described processor, for receiving outside serial port command;
Described display driver chip outside is provided with: power port, video input port, video-out port and PORT COM; Described video input port is connected with the data sink of this video record chip internal, for receiving outside video data; Described video-out port, is connected with described data logger, for output video data; Described PORT COM, is connected with described processor, for receiving outside serial port command.
Further, the power port of described image enhaucament chip is circumscribed with one for the filter circuit of voltage stabilizing; Described filter circuit comprises an inductance and at least one electric capacity; Described inductance one end is connected with external power source, and the other end is connected with each electric capacity respectively, the other end of described each electric capacity and ground connection; Power port is accessed in one end that described inductance is connected with electric capacity;
The power port of described video record chip is circumscribed with a filter circuit; Described filter circuit comprises a magnetic bead and at least one electric capacity; Described magnetic bead is connected with one end of electric capacity, and the other end ground connection of this electric capacity; Described power port is connected between magnetic bead and electric capacity;
Described display driver chip power port is circumscribed with a filter circuit; Described filter circuit comprises a magnetic bead and at least one electric capacity; Described magnetic bead is connected with one end of electric capacity, and the other end ground connection of this electric capacity; Described power port is connected between magnetic bead and electric capacity.
Further, described display driver chip also comprises a Video Decoder, field flyback data processor and memory;
Described Video Decoder, decodes for the analog signal received by receiver of the analog signal, and is sent to field flyback data processor;
Described field flyback data processor, for by capable for decoded analog signal data inserting, and be sent to described memory and store;
Described memory, for storing the data after field flyback data processor processes, and is sent to output format transducer.
In order to understand better and implement, describe the utility model in detail below in conjunction with accompanying drawing.
Accompanying drawing explanation
Fig. 1 is medical endoscope integral type main frame perspective view described in the utility model.
Fig. 2 is medical endoscope integral type main frame structure schematic diagram described in the utility model.
Fig. 3 is medical endoscope integral type main frame left view described in the utility model.
Fig. 4 is medical endoscope integral type main frame right view described in the utility model.
Fig. 5 is medical endoscope integral type main frame stereochemical structure exploded view described in the utility model.
Fig. 6 is the connection diagram of image enhaucament chip of the present utility model and video record chip.
Fig. 7 is the internal module connection diagram of image enhaucament chip.
Fig. 8 is the outside connecting circuit figure of Part I of image enhaucament chip.
Fig. 9 is the outside connecting circuit figure of Part II of image enhaucament chip.
Figure 10 is the circuit diagram of the filter circuit of pressure-stabilizing of the 3.3V voltage of image enhaucament chip.
Figure 11 is the power-switching circuit figure that the 3.3V of image enhaucament chip is converted to 1.8V.
Figure 12 is the power-switching circuit figure that the 3.3V of image enhaucament chip is converted to 1.2V.
Figure 13 is the partial enlarged drawing of the receiver port of image enhaucament chip.
Figure 14 is the partial enlarged drawing of the video signal port of image enhaucament chip.
Figure 15 is the circuit diagram of the clock circuit of image enhaucament chip.
Figure 16 is the partial enlarged drawing of the row field signal port of image enhaucament chip.
Figure 17 is the internal components connection diagram of video record chip.
Figure 18 is the video input circuit figure of video record chip.
Figure 19 is the video output circuit figure of video record chip.
Figure 20 be video record chip with communication input circuit figure.
Figure 21 is the partial enlarged drawing of the power port of video record chip.
Figure 22 is the partial enlarged drawing of the PORT COM of video record chip.
Figure 23 is the internal components connection diagram of display driver chip.
Figure 24 is the external signal input circuit figure of display driver chip.
Figure 25 is the external signal output circuit figure of display driver chip.
Figure 26 is the partial enlarged drawing of the power port of display driver chip.
Figure 27 is the partial enlarged drawing of the video input port of display driver chip.
Figure 28 is the partial enlarged drawing of the video-out port of display driver chip.
Embodiment
Please refer to Fig. 1-5, it is respectively medical endoscope integral type main frame three-dimensional structure diagram of the present utility model, structure figure, left view, right view and stereochemical structure exploded view.
The utility model provides a kind of image enhaucament for medical endoscope and video driving device, and it comprises integral type main frame 1.Described integral type main frame comprises: assembled frame 11, display screen 12, supporting plate 13, LED cold light source device 14, each functional circuit control board, each circuit control panel shielding box, radiator fan and ventilation gauze screen 18.
Described assembled frame 11 includes display screen front panel 111, back shroud 112, epipleural 113, lower side panel 114, left plate 115 and right plate 116.Described back shroud 112 is provided with some ventilated net windows 1121, and back shroud 112 back side be provided with remote controller buckle 1122 and support flap 1123.Particularly, described ventilated net window 1121 totally four, for dispelling the heat to main frame 1 inside, described remote controller buckles 1122 for placing idle remote controller 8, the angle rear support location that described support flap 1123 is tilting certain for main frame 1.Described right plate 116 is provided with pedal joint 1161, power connection 1162 and mains switch 1163; Described left plate 115 is provided with LED cold light source joint 1151, endoscope adapter 1152, brightness regulation knob 1153, display screen functions button 1154, HDMI 1155 and network interface 1156.Described pedal joint 1161 is connected with pedal 7, and described power connection 1162 is connected with external power source 6, and described LED cold light source joint 1151 is connected with optical fiber transmission line 5, and described endoscope adapter 1152 is connected with endoscope camera head 3.
Described display screen 12 is arranged on display screen front panel 111, is provided with silica gel pressure pad 19 between four angles of described display screen 12 and supporting plate 13.
Described supporting plate 13 is arranged in the assembled frame 11 at display screen 12 rear, and it is for supporting and install each function parts of main frame 1 inside.Further, the some support columns 131 for connecting supporting rear cover plate 112 are provided with in the middle part of described supporting plate 13.
Described LED cold light source device 14 is arranged on supporting plate 13, and it is connected with optical fiber transmission line 5 by LED cold light source joint 1151, and optical fiber transmission line 5 other end is connected with endoscope 2, thus realizes the illumination of endoscope 2.Particularly, described LED cold light source device 14 is provided with radiator 141, and this radiator 141 is provided with cold light source radiator fan 142.
Described each circuit control panel shielding box, is arranged on supporting plate 13, its inner each functional circuit control board of accommodating installation respectively.Particularly, described circuit control panel shielding box comprises: image synthesis controls shielding aluminium box 161, power board shielding aluminium box 162 and backlight control plate shielding aluminium box 163.Described image synthesis controls shielding aluminium box 161 and is fixed on supporting plate 13, and described image synthesis controls a ventilated net window 1121 of the corresponding back shroud 112 in shielding aluminium box 161 top; Described power board shielding aluminium box 162 is fixed on supporting plate; Described backlight control plate shielding aluminium box 163 is fixed on supporting plate 13.Described each circuit control panel shielding box effectively prevents external circuit and signal disturbing, improves image displaying quality and stability.
Described each functional circuit control board is arranged on supporting plate 13; Particularly, described functional circuit control board comprises: image enhaucament, video record and display driver circuit, power board 151, backlight control plate 152 and display screen constant current plate 153.Described image enhaucament, video record and display driver circuit comprise image enhaucament control board, LCD drive plate and a DVR control board; Described DVR control board is arranged on image synthesis and controls in shielding aluminium box 161, and the image obtained for endoscope carries out recording a video, storing and playback controls; Described image enhaucament control board is arranged on image synthesis and controls in shielding aluminium box 161, for carrying out enhancing process to image; Described LCD drive plate is arranged on image synthesis and controls in shielding aluminium box 161, and it is for controlling the display driver of display screen; Described power board 151 is arranged in power board shielding aluminium box 162, and it controls for realizing power supply and distribute; Described backlight control plate 152 is arranged in backlight control plate shielding aluminium box 163, and it is for the backlight control to display screen; Described display screen constant current plate 153 is arranged on supporting plate 13.
Described radiator fan distribution is arranged in the assembled frame 11 between supporting plate 13 and back shroud 112 (not comprising the cold light source radiator fan 142 that LED cold light source device 14 carries).Particularly, described radiator fan comprises: image synthesis controls radiator fan 171, interior radiator fan 172 and vertical radiator fan 173.Described image synthesis controls radiator fan 171 and is arranged on the ventilated net window 1121 of back shroud 112 correspondence image Comprehensive Control shielding aluminium box, be specifically designed to and blow for image synthesis control shielding aluminium box 161, dispel the heat for its inside function circuit control panel, prevent it from spending thermal impact useful life.Described interior radiator fan 172 is arranged on supporting plate 13, and it is arranged on the position of a wherein ventilated net window 1121 of corresponding back shroud 112, interior radiator fan 172, toward blowing in main frame 1, plays the effect reducing supporting plate 13, display screen 12 and main frame 1 internal temperature.Faced by described vertical radiator fan 173, LED cold light source device 14 is vertically arranged on supporting plate 13, and its radiator 141 facing to LED cold light source device 14 blows, and improves the radiating effect of radiator 141 further.
Described ventilation gauze screen 18 has four, and it is arranged on the position of corresponding ventilated net window 1121 in back shroud 112.Be specially, described ventilation gauze screen 18 is aluminium ventilation gauze screen, can take into account the double action of EMI shielding and good ventilation.
Further, below video record and display driver circuit are described:
Refer to Fig. 6, its be image enhaucament chip of the present utility model, video record chip and connection diagram.Described image enhaucament, video record and display circuit, comprise image enhaucament chip 20, video record chip 30 and display driver chip 40; The video image of reception is carried out enhancing process by described image enhaucament chip 20, and is sent to video record chip 30 and display driver chip 40 simultaneously, is recorded, play in real time by this display driver chip 40 by this video record chip 30; After described video record chip 30 completes video record, be sent to display driver chip 40, carry out video playback.
Refer to Fig. 7, it is the internal module connection diagram of image enhaucament chip.Described image enhaucament chip comprises: data sink 21, de-noising processor 22, dynamic memory 23, image intensifier 24, pixel self adaptation proofreading equipment 25, data logger 26, static memory 27, controller 28, vision signal multiplier 29, storage signal multiplier 210, clock generator 211.
Described data sink 21, it is for receiving viewdata signal, and is sent to de-noising processor 22;
The viewdata signal that described data sink 21 receives, is sent to de-noising processor 22 and carries out noise reduction process, then be forwarded to dynamic memory 23.
After the view data of described dynamic memory 23 after receiving de-noising processor 22 process, then be forwarded to image intensifier 24.
Described image intensifier 24, it comprises an image border intensifier circuit; Described image border intensifier circuit is for strengthening the definition of image border.Further, the view data after process is first sent to described pixel self adaptation proofreading equipment 25 by described image intensifier, carries out pixel and adapts to check and correction, then be sent to data logger 26 by this pixel self adaptation proofreading equipment 25.
Described data logger 26, it for receiving the view data after image intensifier process, and carries out data output;
Described static memory 27, it is for the driving data of memory image booster, to drive the work of this image intensifier;
Described controller 28, it is for receiving outer triggering signal, and the operating state of corresponding control data receiver, image enhaucament itself and data logger;
Described clock generator 211, it is for being image enhaucament chip clocking.Further, described clock generator, the clock signal of generation is sent to respectively vision signal multiplier 29 and storage signal multiplier 210, and by this vision signal multiplier 9, clock signal is sent to data sink, by this storage signal multiplier 210, clock signal is sent to dynamic memory and static memory.
Please refer to Fig. 8 and Fig. 9, it is respectively the outside connecting circuit figure of image enhaucament chip of the present utility model.
Further, described image enhaucament chip exterior is provided with: for receive supply power voltage power port, for receive picture signal receiver port 201, for outputting video signal video signal port 202, for receive external timing signal clock signal port 203, for exporting the row field signal port 204 of row field signal.
Concrete, in the present embodiment, the external voltage of described power port comprises 3.3V, 1.8V and 1.2V tri-kinds of voltages.Refer to Figure 10, it is the circuit diagram of the filter circuit of pressure-stabilizing of 3.3V voltage.Described filter circuit comprises an inductance and at least one electric capacity; Described inductance one end is connected with external power source, and the other end is connected with each electric capacity respectively, the other end of described each electric capacity and ground connection; Power port is accessed in one end that described inductance is connected with electric capacity.
It is respectively the change-over circuit figure that power-switching circuit figure and 3.3V that 3.3V is converted to 1.8V is converted to 1.2V to refer to Figure 11-12.In the present embodiment, by a power-switching circuit, the voltage of 3.3V is converted to respectively the voltage of 1.8V and 1.2V.Concrete, described power-switching circuit comprises a power conversion chip; The voltage of the input access 3.3V of described power conversion chip, output exports the voltage of 1.8V and 1.2V respectively, to power to image enhaucament chip.
Refer to Figure 13, it is the partial enlarged drawing of the receiver port of image enhaucament chip.Described receiver port 201 comprises 20 signal pins, is connected with the data sink 21 of inside, for receiving the picture signal of input.
Refer to Figure 14, it is the partial enlarged drawing of the video signal port of image enhaucament chip.Described video signal port 202 comprises 20 signal pins, and it is connected, for output image signal with inner data logger 26.
Refer to Figure 15, it is the circuit diagram of the clock circuit of image enhaucament chip.Further, the external clock circuit of described clock signal port 203, it comprises a clock and to shake chip; The shake power end of chip of described clock is connected with power supply by a filter circuit, and the shake output of chip of this clock is connected with described clock signal port; Described filter circuit comprises and being made up of an inductance and capacitances in series, and one end of described inductance is connected with power supply, and the other end is connected with electric capacity, and the other end ground connection of this electric capacity.
Refer to Figure 16, it is the partial enlarged drawing of the row field signal port of image enhaucament chip.Described row field signal port 204 comprises a row signal pins and a field signal pin.Described row field signal port one 04 is for controlling frequency and the order of video frequency output.Such as: the display frequency of vision signal on screen and DISPLAY ORDER can be controlled, can be from every line output under upper, also can be export from left to right.
Refer to Figure 17, it is the internal components connection diagram of video record chip.Described video record chip comprises: data sink 31, image processor 32, video encoder 33, Video Decoder 34, data logger 35 and processor 36;
Described data sink 31, for receiving outside vision signal, and is sent to image processor;
Described image processor 32, the video sent for receiving data sink carries out, and processes video image, then is sent to video encoder; Wherein, described image processor comprises the edge intensifier circuit of the definition for strengthening image border and the interfered circuit that abates the noise for erasure signal interference.
Described video encoder 33, for recording encoding video signal;
Described Video Decoder 34, for decoding video signal playback;
Described data logger 35, for exporting vision signal;
Described processor 36, for the work of control data receiver 31, image processor 32, video encoder 33, Video Decoder 34 and data logger 35.
Refer to Figure 18-20, it is the video input of video record chip, video frequency output and communication input circuit figure.Further, described video record chip exterior is provided with: power port 301, video input port 302, video-out port 303 and PORT COM 304.Described video input port is connected with the data sink of this video record chip internal, for receiving outside video data; Described video-out port, is connected with described data logger, for output video data; Described PORT COM, is connected with described processor, for receiving outside serial port command.
Refer to Figure 21, it is the partial enlarged drawing of the power port of video record chip.Described power port 301 is circumscribed with a filter circuit; Described filter circuit comprises a magnetic bead and at least one electric capacity; Described magnetic bead is connected with one end of electric capacity, and the other end ground connection of this electric capacity; Described power port is connected between magnetic bead and electric capacity.
Refer to Figure 22, it is the partial enlarged drawing of the PORT COM of video record chip.Described PORT COM 304 includes two pins, carries out communication as serial ports and external command.By the mode of serial communication, the data wire of use is few, can save communications cost.
Refer to Figure 23, it is the internal components connection diagram of display driver chip.Described display driver chip comprises: receiver of the analog signal 41, digit signal receiver 42, analog to digital converter 43, multiplexer 44, image border smoothing processor 45, Video Decoder 46, field flyback data processor 47, memory 48, output format transducer 49, data logger 410 and controller 411.
Described receiver of the analog signal 41, for receiving analog signal, and is sent to analog to digital converter 43;
Described data signal receiver 32, for receiving data-signal, and is sent to multiplexer 44;
Described analog to digital converter 43, for analog signal is converted to data-signal, and is sent to multiplexer 44;
Described multiplexer 44, for being integrated by two paths of signals, line output of going forward side by side is to output image edge-smoothing processor 45;
Described image border smoothing processor 45, for receiving the signal of restorer, and to the smoothing process in the edge of video image, then is sent to output format transducer 49.
Described Video Decoder 46, decodes for the analog signal received by receiver of the analog signal, and is sent to field flyback data processor 47;
Described field flyback data processor 47, for by capable for decoded analog signal data inserting, and be sent to described memory 48 and store;
Described memory 48, for storing the data after field flyback data processor processes, and is sent to output format transducer 49.
Described output format transducer 49, for signal format being changed, and exports data logger 410 to;
Described data logger 410 carries out color simultaneously and exports and the output of lvds vision signal.
Described controller 411, for the work of control simulation signal receiver 41, digit signal receiver 42, analog to digital converter 43, multiplexer 44, image border smoothing processor 45, Video Decoder 46, field flyback data processor 47, memory 48, output format transducer 49 and data logger 410.
Refer to Figure 24 and Figure 25, it is respectively external signal input circuit figure and the signal output apparatus figure of display driver chip.Further, the outside of described display driver chip is provided with: power port 401, video reception port 402 and VT mouth 403; Receiver of the analog signal 41 and the data signal receiver 42 of described video reception port 402 and display driver chip inside are connected; Described video-out port 403 is connected with the data logger 410 of display driver chip inside.
Refer to Figure 26, it is the partial enlarged drawing of the power port of display driver chip.Described power port 401 comprises the power pins of a 1.2V and the power pins of 3.3V; Described 1.2V pin is circumscribed with two electric capacity in parallel, for filtering AC signal; Described 3.3V is circumscribed with 5 shunt capacitances, for filtering the AC signal of different frequency.
Refer to Figure 27, it is the partial enlarged drawing of the video input port of display driver chip.Described video input port 402 comprises two groups of pins, and record the recording signal of circuit for receiving for one group, another group is for receiving the vision signal play in real time.Wherein, pin B5 ~ B8, A5 ~ A8 record the recording signal of circuit for receiving, and pin B1 ~ B4, A1 ~ A4 are for receiving the vision signal play in real time.
Refer to Figure 28, it is the partial enlarged drawing of the video-out port of display driver chip.Described video-out port 403 comprises 12 groups of pins, is connected respectively with data logger, for exporting playback video signal and real time video signals.
Below the course of work of Image Enhancement Circuit of the present utility model is described:
S1: carry out circuit access according to above-mentioned requirement by the outside port of this image enhaucament chip and video record chip;
S2: described data sink 21 receives outside view data;
S3: reception viewdata signal is sent to de-noising processor 22 by described data sink 21;
S4: described de-noising processor 22 carries out noise reduction process, then is forwarded to dynamic memory 23.
S5: after the view data of described dynamic memory 23 after receiving de-noising processor 22 process, then be forwarded to image intensifier 24.
S6: described image intensifier 24, it comprises an image border intensifier circuit; Described image border intensifier circuit is for strengthening the definition of image border.View data after process is first sent to described pixel self adaptation proofreading equipment 25 by described image intensifier.
S7: described pixel self adaptation proofreading equipment 25 carries out pixel and adapts to check and correction, then is sent to data logger 26.
S8: described data logger 26 exports the view data after process to video record chip and display driver chip respectively.
S9: by the described data sink 31 of video record chip in receiving outside vision signal, and be sent to image processor 32;
S10: the video that described image processor 32 receives data sink transmission carries out, and processes video image, then is sent to video encoder 33; Wherein, described image processor comprises the edge intensifier circuit of the definition for strengthening image border and the interfered circuit that abates the noise for erasure signal interference.
S11: described video encoder 33 pairs of encoding video signals are recorded;
S12: when receiving external communication order, the 34 pairs of decoding video signal playback of described Video Decoder, and be sent to data logger;
S13: described data logger 35 pairs of vision signals export display driver chip to.
S14: the receiver of the analog signal 41 of described display driver chip receives analog signal, and is sent to analog to digital converter 43;
S15: described data signal receiver 32 receives data-signal, and is sent to multiplexer 44;
S16: analog signal is converted to data-signal by described analog to digital converter 43, and is sent to multiplexer 44;
S17: two paths of signals is integrated by described multiplexer 44, line output of going forward side by side is to output image edge-smoothing processor 45;
S18: described image border smoothing processor 45 receives the signal of restorer, and to the smoothing process in the edge of video image, then be sent to format converter 39.
S19: the analog signal that receiver of the analog signal receives is decoded by described Video Decoder 46, and is sent to field flyback data processor 47;
S20: described field flyback data processor 47, for by capable for decoded analog signal data inserting, and be sent to described memory 48 and store;
S21: described memory 48 stores the data after field flyback data processor processes, and is sent to output format transducer 49.
S22: described output format transducer 49, for signal format being changed, and exports data logger 410 to;
S23: described data logger 410 carries out color simultaneously and exports and the output of lvds vision signal.
The utility model is not limited to above-mentioned execution mode, if do not depart from spirit and scope of the present utility model to various change of the present utility model or distortion, if these are changed and distortion belongs within claim of the present utility model and equivalent technologies scope, then the utility model is also intended to comprise these changes and distortion.

Claims (10)

1. an integral type integrated system for medical endoscope, is characterized in that: comprise integral type main frame, and described integral type main frame comprises:
Assembled frame, it includes display screen front panel, back shroud, epipleural, lower side panel, left plate and right plate, and described back shroud is provided with some ventilated net windows;
Display screen, it is arranged on display screen front panel;
Supporting plate, it is arranged in the assembled frame at display screen rear;
LED cold light source device, it is arranged on supporting plate;
Be provided with the control board of image enhaucament, video record and display driver circuit, it is arranged on supporting plate;
Each circuit control panel shielding box, is arranged on supporting plate, its inner each functional circuit control board of accommodating installation respectively;
Radiator fan, its distribution is arranged in the assembled frame between supporting plate and back shroud;
Ventilation gauze screen, it is arranged on the position of corresponding ventilated net window in back shroud;
Described image enhaucament, video record and display driver circuit comprise image enhaucament chip, video record chip and display driver chip; The video image of reception is carried out enhancing process by described image enhaucament chip, and is sent to video record chip and display driver chip simultaneously, is recorded, play in real time by this display driver chip by this video record chip; After described video record chip completes video record, be sent to display driver chip, carry out video playback;
---described image enhaucament chip comprises: data sink, controller, static memory, image intensifier, data logger and clock generator;
---described data sink, it is for receiving viewdata signal, and is sent to this image intensifier;
---described controller, it is for receiving outer triggering signal, and the operating state of corresponding control data receiver, image intensifier and data logger;
---described static memory, it is for the driving data of memory image booster, to drive the work of this image intensifier;
---described image intensifier, it comprises an image border intensifier circuit; Described image border intensifier circuit is for strengthening the definition of image border;
---described data logger, it for receiving the view data after image intensifier process, and carries out data output;
---described clock generator, it is for being image enhaucament chip clocking;
Described video record chip comprises: data sink, video encoder, Video Decoder, data logger and processor;
---described data sink, for receiving outside vision signal, and is sent to video encoder;
---described video encoder, for recording encoding video signal;
---described Video Decoder, for decoding video signal playback;
---described data logger, for exporting vision signal;
---described processor, for the work of control data receiver, video encoder, Video Decoder and data logger;
Described display driver chip comprises: receiver of the analog signal, digit signal receiver, analog to digital converter, multiplexer, output format transducer, data logger and controller;
---described receiver of the analog signal, for receiving analog signal, and is sent to analog to digital converter;
---described analog to digital converter, for analog signal is converted to data-signal, and is sent to multiplexer;
---described data signal receiver, for receiving data-signal, and is sent to multiplexer;
---described multiplexer, for being integrated by two paths of signals, line output of going forward side by side is to output format transducer;
---described output format transducer, for signal format being changed, and exports data logger to;
---described data logger, exports signal, and shows;
---described controller, for the work of control simulation signal receiver, digit signal receiver, analog to digital converter, multiplexer, output format transducer and data logger.
2. the integral type integrated system of medical endoscope according to claim 1, is characterized in that: described image enhaucament chip also comprises a de-noising processor; The viewdata signal that described data sink receives, is sent to de-noising processor and carries out noise reduction process, then be forwarded to image intensifier.
3. the integral type integrated system of medical endoscope according to claim 2, is characterized in that: described image enhaucament chip also comprises a dynamic memory; View data after described de-noising processor process, is first sent to dynamic memory and stores, then be forwarded to image intensifier.
4. the integral type integrated system of medical endoscope according to claim 3, is characterized in that: described image enhaucament chip also comprises a pixel self adaptation proofreading equipment; View data after process is first sent to described pixel self adaptation proofreading equipment by described image intensifier, carries out pixel and adapts to check and correction, then be sent to data logger by this pixel self adaptation proofreading equipment.
5. the integral type integrated system of medical endoscope according to claim 4, is characterized in that: described image enhaucament chip also comprises a vision signal multiplier and a storage signal multiplier; Described clock generator, the clock signal of generation is sent to respectively vision signal multiplier and storage signal multiplier, and by this vision signal multiplier, clock signal is sent to data sink, by this storage signal multiplier, clock signal is sent to dynamic memory and static memory.
6. the integral type integrated system of medical endoscope according to claim 1, it is characterized in that: described video record chip also comprises an image processor, video for receiving data sink processes, and the image after process is sent to video encoder.
7. the integral type integrated system of medical endoscope according to claim 6, is characterized in that: described image processor comprises edge intensifier circuit and the interfered circuit that abates the noise.
8. the integral type integrated system of medical endoscope according to claim 7, is characterized in that: described image enhaucament chip exterior is provided with: for receive supply power voltage power port, for receive picture signal receiver port, for outputting video signal video signal port, for export row field signal row field signal port, for receive external timing signal clock signal port and for receiving the data receiver port storing data;
Described video record chip exterior is provided with: power port, video input port, video-out port and PORT COM; Described video input port is connected with the data sink of this video record chip internal, for receiving outside video data;
Described video-out port, is connected with described data logger, for output video data; Described PORT COM, is connected with described processor, for receiving outside serial port command;
Described display driver chip outside is provided with: power port, video input port, video-out port and PORT COM; Described video input port is connected with the data sink of this video record chip internal, for receiving outside video data;
Described video-out port, is connected with described data logger, for output video data; Described PORT COM, is connected with described processor, for receiving outside serial port command.
9. the integral type integrated system of medical endoscope according to claim 8, is characterized in that:
The power port of described image enhaucament chip is circumscribed with one for the filter circuit of voltage stabilizing; Described filter circuit comprises an inductance and at least one electric capacity; Described inductance one end is connected with external power source, and the other end is connected with each electric capacity one end respectively, the other end ground connection of described each electric capacity; Power port is accessed in one end that described inductance is connected with electric capacity;
The power port of described video record chip is circumscribed with a filter circuit; Described filter circuit comprises a magnetic bead and at least one electric capacity; Described magnetic bead is connected with one end of electric capacity, and the other end ground connection of this electric capacity; Described power port is connected between magnetic bead and electric capacity;
Described display driver chip power port is circumscribed with a filter circuit; Described filter circuit comprises a magnetic bead and at least one electric capacity; Described magnetic bead is connected with one end of electric capacity, and the other end ground connection of this electric capacity; Described power port is connected between magnetic bead and electric capacity.
10. the integral type integrated system of medical endoscope according to claim 1, is characterized in that: described display driver chip also comprises a Video Decoder, field flyback data processor and memory;
Described Video Decoder, decodes for the analog signal received by receiver of the analog signal, and is sent to field flyback data processor;
Described field flyback data processor, for by capable for decoded analog signal data inserting, and be sent to described memory and store;
Described memory, for storing the data after field flyback data processor processes, and is sent to output format transducer.
CN201520474686.8U 2015-06-30 2015-06-30 Medical endoscope's integral type integrated system Active CN204887226U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201520474686.8U CN204887226U (en) 2015-06-30 2015-06-30 Medical endoscope's integral type integrated system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201520474686.8U CN204887226U (en) 2015-06-30 2015-06-30 Medical endoscope's integral type integrated system

Publications (1)

Publication Number Publication Date
CN204887226U true CN204887226U (en) 2015-12-16

Family

ID=54831544

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201520474686.8U Active CN204887226U (en) 2015-06-30 2015-06-30 Medical endoscope's integral type integrated system

Country Status (1)

Country Link
CN (1) CN204887226U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105049765A (en) * 2015-06-30 2015-11-11 广东实联医疗器械有限公司 One-piece integrated system for medical endoscope
CN105656637A (en) * 2015-12-31 2016-06-08 中州大学 Computer network signal transmission stabilizing device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105049765A (en) * 2015-06-30 2015-11-11 广东实联医疗器械有限公司 One-piece integrated system for medical endoscope
CN105656637A (en) * 2015-12-31 2016-06-08 中州大学 Computer network signal transmission stabilizing device
CN105656637B (en) * 2015-12-31 2018-09-18 中州大学 A kind of computer network stable signal transmission device

Similar Documents

Publication Publication Date Title
US20110321116A1 (en) Tv signal switching box and controlling method thereof
CN204887226U (en) Medical endoscope's integral type integrated system
CN105323440A (en) Image enhancement and video recording device for medical endoscope
CN204795260U (en) Medical endoscope's image enhancement and video drive arrangement
CN204887227U (en) A device is recorded to image enhancement and video for medical endoscope
CN204795261U (en) Medical endoscope's video is recorded and drive arrangement
CN204795262U (en) Medical endoscope's video is recorded and drive arrangement
CN201910866U (en) High-definition television board card with various digital video receiving functions
CN105049765A (en) One-piece integrated system for medical endoscope
CN104967804A (en) Video recording and driving apparatus for medical endoscope
CN104954655A (en) Video recording and driving device of medical endoscope
CN204887166U (en) A image enhancement , video are recorded and display circuit for medical endoscope
CN105323421A (en) Image enhancement and video driving device for medical endoscope
CN204887167U (en) Reinforcing of medical endoscope's image processing , video is recorded and display circuit
CN105049676B (en) A kind of image procossing for medical endoscope strengthens and video recorder circuitry
CN204795289U (en) A video is recorded and drive circuit for medical endoscope
CN204906508U (en) A circuit is recorded to image enhancement and video for medical endoscope
CN105007400B (en) Video acquisition process, video record and the display circuit of a kind of medical endoscope
CN204906552U (en) A circuit is recorded to image enhancement and video for medical endoscope
CN205195806U (en) A video acquisition treatment circuit for medical endoscope
CN204993678U (en) Medical treatment camera system video acquisition , record and display circuit
CN204795286U (en) A video is recorded and drive circuit for medical endoscope
CN204795356U (en) A video is recorded and drive circuit for medical endoscope
CN204993561U (en) Medical endoscope's image processing reinforcing and display driver circuit
CN105323554A (en) Medical photographing system

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant