CN204423920U - The radiation-resistant SRAM self-refresh circuit of a kind of high availability - Google Patents

The radiation-resistant SRAM self-refresh circuit of a kind of high availability Download PDF

Info

Publication number
CN204423920U
CN204423920U CN201420841070.5U CN201420841070U CN204423920U CN 204423920 U CN204423920 U CN 204423920U CN 201420841070 U CN201420841070 U CN 201420841070U CN 204423920 U CN204423920 U CN 204423920U
Authority
CN
China
Prior art keywords
refresh
output terminal
sram
address
voting machine
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201420841070.5U
Other languages
Chinese (zh)
Inventor
李寅寅
王秋实
金林
郭二辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 38 Research Institute
Original Assignee
CETC 38 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 38 Research Institute filed Critical CETC 38 Research Institute
Priority to CN201420841070.5U priority Critical patent/CN204423920U/en
Application granted granted Critical
Publication of CN204423920U publication Critical patent/CN204423920U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model relates to the radiation-resistant SRAM self-refresh circuit of a kind of high availability, comprise timer conter, refresh controller and refresh address counter, the output terminal of timer conter is connected with the input end of refresh controller, the output terminal of the refresh controller of external external signal is connected with the input end of refresh address counter, the output terminal of refresh address counter is held with A, CSN, WEN of SRAM storage array and is connected, and the output terminal Q of SRAM storage array is held to be held with the D of SRAM storage array by the 3rd voting machine and is connected.Carry out of the utility model to storer timing is read, error correction and write-back, guarantees that the wrong figure place of accumulation in the specific time interval is no more than the error correcting capability of error correcting code, improves the anti-Multiple-bit upsets ability of SRAM; The read-write priority of user, higher than the priority refreshed, makes the read-write operation of user to SRAM not be refreshed operation disruption, ensure that the high availability of user writable.

Description

The radiation-resistant SRAM self-refresh circuit of a kind of high availability
Technical field
The utility model relates to refresh circuit technical field, the radiation-resistant SRAM self-refresh circuit of especially a kind of high availability.
Background technology
As the volatile storage SRAM of computer cache, be widely used in communication, consumer electronics product, in addition, at aerospace field, SRAM also has a wide range of applications.But universe and outer space exist a large amount of high energy particle rays, can directly affect its reliability, the data causing SRAM device to store overturn.At present, based on commercial process line, anti-single particle overturn reinforcing is carried out to sram chip, the method of main employing carries out radiation hardening to circuit and system architecture optimal design, existing technology has triplication redundancy (Time Module Redundancy, TMR), Error Checking and Correcting (Error detection and correction, EDAC) encoding and decoding technique etc.
Under particle radiation environment, after data are overturned, if corrected by TMR or EDAC circuit in time, the external world still can read data correct in SRAM.But if do not read and write the data of sram memory storage long-time, mistake can constantly be accumulated, and then causes more mistake, TMR or EDAC circuit cannot be corrected the mistake in SRAM.The SMV512K32HFG 16M SRAM radioresistance SRAM memory of UT8ER512K32 16M SRAM and TI of Aeroflex, have employed the problem of refresh technique solving error accumulation, but, the priority that this two circuit refreshes is higher than the priority of extraneous user writable, and during refreshing, extraneous user cannot carry out read-write operation to SRAM, between twice refresh operation be spaced apart extraneous user can access time, like this, after refreshing frequency improves, the availability of storer can decline.
Utility model content
The purpose of this utility model is to provide a kind of while the long reliability of guarantee SRAM, takes into account the radiation-resistant SRAM self-refresh circuit of high availability of the high availability of system.
For achieving the above object, the utility model have employed following technical scheme: the radiation-resistant SRAM self-refresh circuit of a kind of high availability, comprise timer conter, refresh controller and refresh address counter, the output terminal of timer conter is connected with the input end of refresh controller, the output terminal of the refresh controller of external external signal is connected with the input end of refresh address counter, the output terminal of refresh address counter and the A of SRAM storage array, CSN, WEN end is connected, the output terminal Q of SRAM storage array is held to be held with the D of SRAM storage array by the 3rd voting machine and is connected.
Described timer conter comprises at least 3 timing registers, its output terminal is all connected with the input end of the first voting machine, the output terminal of the first voting machine is connected with the first input end of the first counter, refresh controller respectively, second input termination outer plate of refresh controller selects signal CS_N, the 3rd input termination external address signal of refresh controller; Described refresh address counter comprises at least 3 address registers, its input Enable Pin EN and input clear terminal all connect the output terminal of refresh controller, its output terminal is all connected with the input end of the second voting machine, and the input end of the output terminal of the second voting machine NAND gate circuit, the second counter, chip selection signal generator is respectively connected; Described SRAM storage array comprises at least 3 storeies, its WEN holds the output terminal of equal NAND gate circuit to be connected, its CSN end is all connected with the output terminal of chip selection signal generator, its A end is all connected with the output terminal of the second voting machine, its output terminal Q end is connected with the input end of the 3rd voting machine, and the output terminal of the 3rd voting machine is held with the D of each storer and is connected; Described refresh controller adopts combinational logic circuit; The number of described timing register, address register, storer is consistent, is 9; First, second and third voting machine described is redundancy voting device.
Described address register high 14, namely D14 to D1 position is refresh address position, and last position of described address register and D0 are Read-write Catrol position.
As shown from the above technical solution, carry out of the utility model to storer timing is read, error correction and write-back, guarantees that the wrong figure place of accumulation in the specific time interval is no more than the error correcting capability of error correcting code, improves the anti-Multiple-bit upsets ability of SRAM; The read-write priority of user, higher than the priority refreshed, makes the read-write operation of user to SRAM not be refreshed operation disruption, ensure that the high availability of user writable; By the reinforcing to self-refresh circuit self, when guaranteeing to refresh, read/write address is consistent, improves the capability of resistance to radiation of refresh circuit, enhances the reliability of radioresistance SRAM; Refresh operation is transferred to backstage form to run, make radioresistance SRAM can be compatible on application with the SRAM of routine, simplify the design of system-level circuit.
Accompanying drawing explanation
Fig. 1 is circuit block diagram of the present utility model.
Fig. 2 is circuit theory diagrams of the present utility model.
Fig. 3 is the circuit diagram of refresh controller in the utility model.
Fig. 4 is the figure place schematic diagram of address update register.
Fig. 5 is refresh time relation schematic diagram (100MHz clock).
Embodiment
The radiation-resistant SRAM self-refresh circuit of a kind of high availability, comprise timer conter 3, refresh controller 2 and refresh address counter 1, the output terminal of timer conter 3 is connected with the input end of refresh controller 2, the output terminal of the refresh controller 2 of external external signal is connected with the input end of refresh address counter 1, the output terminal of refresh address counter 1 is held with A, CSN, WEN of SRAM storage array 4 and is connected, the output terminal Q of SRAM storage array 4 is held to be held with the D of SRAM storage array 4 by the 3rd voting machine and is connected, as shown in Figure 1.Refresh address counter 1 is for generation of read/write address when refreshing; Timer conter 3 is for controlling the time interval between two-wheeled refresh operation; Refresh controller 2 produces control signal according to the signal of timer conter 3, outside chip selection signal, external address signal etc.
As shown in Figure 2, described timer conter 3 comprises at least 3 timing registers, its output terminal is all connected with the input end of the first voting machine, the output terminal of the first voting machine is connected with the first input end of the first counter 5, refresh controller 2 respectively, second input termination outer plate of refresh controller 2 selects signal CS_N, the 3rd input termination external address signal of refresh controller 2; Described refresh address counter 1 comprises at least 3 address registers, its input Enable Pin EN and input clear terminal all connect the output terminal of refresh controller 2, its output terminal is all connected with the input end of the second voting machine, and output terminal difference NAND gate circuit 7, second counter 6 of the second voting machine, the input end of chip selection signal generator are connected; Described SRAM storage array 4 comprises at least 3 storeies, its WEN holds the output terminal of equal NAND gate circuit 7 to be connected, its CSN end is all connected with the output terminal of chip selection signal generator, its A end is all connected with the output terminal of the second voting machine, its output terminal Q end is connected with the input end of the 3rd voting machine, and the output terminal of the 3rd voting machine is held with the D of each storer and is connected.The number of described timing register, address register, storer is consistent, is 9; First, second and third voting machine described is redundancy voting device, and the effect of three is identical, all adopts the mechanism that the minority is subordinate to the majority.The effect of described not circuit is switched by 0 to 1 the D0 position of address register to be transformed into switching by 1 to 0 control of SRAM storage array write-after-read.
As shown in Figure 3, described refresh controller 2 adopts combinational logic circuit, and CS_N signal is low effective chip enable signal, and when CS_N is low, represent that user will carry out read-write operation to storer, system will stop the refreshing to certain storer; Address signal can identify whether to read and write current storer.Be high at CS_N signal, under address signal does not choose the condition of current storage, self-refresh circuit could carry out refresh operation to respective storer.Count flag is the signal that refresh timing counter 3 provides, and when the full one-period of refresh timing counter 3, provide a trigger pip, the instruction refresh cycle, system will be entered refresh to the data of current storage.The output signal that refresh controller 2 produces is EN and last position reset signal, and wherein, EN signal is for enable address counter work, and then enable signal is read and write with refreshing in the address produced when refreshing.If self-refresh circuit is in the process refreshed, user starts to read and write the storage data of current storage, then refresh operation will interrupt, now EN is by invalid, produce last position reset signal simultaneously, position, end reset signal resets to 0 by making last position of address update register, the state of refreshing is made to get back to the state read, the address simultaneously refreshed remains unchanged, when user stops the read-write operation to current storage, EN signal is again effective, and refresh address counter 1 again will count from the address refreshed when stopping, completes the refreshing of one-period.
As shown in Figure 4, described address register high 14, namely D14 to D1 position is refresh address position, and last position of described address register and D0 are Read-write Catrol position; As shown in Figure 5, be under the condition of 100MHz in clock frequency, the time of 16K address space being carried out to refresh operation needs is 2 × 10 × 16K ns=0.32768ms, and the relation of refresh time and refresh cycle can be described with Fig. 5.As shown in Figure 5, refresh time accounts for 1/8 of the refresh cycle, and 7/8 time that remained is the free time of refreshing, refresh address counter 1 is in off working state, reading and write-back stopping SRAM storage array, timer conter continuous updating, such self-refresh circuit will have less dynamic power consumption.Simultaneously due to refresh time, to account for the ratio of whole refresh cycle very little, and the possibility that user writable operation takies refresh time is very little, so both ensure that the high performance requirements of user writable, in turn ensure that the execution efficiency of refreshing.Address register in refresh address counter 1 upgrades once every 2.62144ms, consistent with the renewal frequency of storer; Timing register keeping count in timer conter 3, therefore each timeticks upgrades once, avoids the accumulation of mistake upset.
Below in conjunction with Fig. 1 to 5, the utility model will be further described.
The utility model is for the refresh circuit of the radioresistance SRAM of 16K × 16bit, and the present embodiment realizes correcting data error in the mode of 9 mould redundancies.When user does not does not read and write SRAM storage array 4, or read-write address not in current SRAM storage array 4 time, then self-refresh circuit is under the control of timer conter 3, refresh command is sent by refresh controller 2, according to the address that refresh address counter 1 produces, data are read from the same address location of 9 storeies, 9 groups of data are through 9 moulds the 3rd voting machine error correction, produce one group of write back data in the same address location of 9 storeies, complete the refresh operation to a SRAM address location.Refresh address counter 1 is constantly cumulative produces continuous print refresh address, self-refresh circuit just continuous print refreshes each address location in SRAM, until traveled through all SRAM address locations, or when user reads and writes current SRAM storage array 4, stop the refreshing to storer.
Refresh operation of the present utility model is self-refresh, and outside does not provide any address information, therefore needs refresh circuit oneself to produce address.The generation of address can realize by address register.Address register constantly increases progressively under the driving of clock signal, and the refreshing completing an address space needs to carry out following steps: reading, error correction and write-back.Reading and error correction can complete within a clock period, and coding write-back also can complete within a clock period.Compare conventional read operation and write operation, refresh operation wants many clock period, and the calculating of address update register bit wide is mainly according to following 2 points:
First point, self-refresh circuit is responsible for carrying out independently refresh operation to 9 storeies in each SRAM storage array 4, and 9 public address signals of storer, therefore address register only needs to provide the address of a storer just can travel through 9 storeies.The address degree of depth of a storer is 16K, and therefore address update register needs the width of 14bit to travel through the address space of 16K.
Second point, refresh operation is divided into read and write two operation, read and write needs to perform respectively two clock period, two clock period will use same address signal, for this reason on the basis of 14 bit address registers, last position increases by one, and the output of last bit address register will receive the WEN port of 9 storeies, as the control signal of read-write operation, and high 14 of address register will remain unchanged within 2 clock period of read-write.
Address update register can illustrate with Fig. 4.When self-refresh circuit starts, address register counts from all-zero state, and last position from 0, constantly will switch between zero and one.Because storer is read when WEN signal is high, for writing time low, therefore reverse operating will be carried out in the last position of address update register before access WEN port.
Chip selection signal generator is used for the chip selection signal CSN that will provide 9 storeies when carrying out refresh operation to all 9 storeies.Signal will be provided when refresh address counter 1 is started working and make CSN step-down.When refresh address counter 1 counts complete, CSN signal will be made to uprise, the refreshing of 9 storeies will be terminated.
Refresh timing counter 3 is for controlling the frequency refreshed, refreshing frequency should be arranged according to the expection upset rate of storer, suppose that self-refresh circuit per second needs carries out 71 refresh operations to storer, namely every 14ms, refresh operation is carried out to storer, under the driving of 100M major clock, the figure place of timing register should be set to 20.Such timing register is incremented to complete 1 state 220 × 10ns=10.48576ms from full 0 state, is less than the 14ms of requirement, can ensure that storer has enough refreshing surpluses.In order to meet the requirement of refreshing frequency under the condition that clock frequency is lower, consider the surplus increasing refreshing frequency, the figure place of timing register is reduced to 18, and being incremented to complete 1 state from full 0 state like this needs 262144 clock period.When clock frequency is 100MHz, refresh interval is 2.62144ms; When clock frequency is low to moderate 20MHz, still there is the refresh interval of 13ms, meet the requirement of refreshing frequency.
As shown in Figure 2, in order to enable self-refresh circuit work reliably under radiation environment, need to reinforce refresh address counter 1 and timer conter 3.Refresh address remains unchanged in read cycle and write cycle time, if the impact that refresh address is subject to single particle effect overturns, make to read address and write address is inconsistent, to make in reading data write error address location by mistake, cause grave error, therefore imperative to the reinforcing of refresh address counter 1; Timer conter 3 controls the frequency refreshed, if there is upset by disorderly, therefore also imperative to the reinforcing of timer conter 3 for the sequential causing refreshing for the timing register of timing.
Refresh address counter 1 and timer conter 3 all to be added up realization by register, have identical structure, therefore also identical to its mode of reinforcing.To the reinforcing of address register and timing register, except considering redundancy scheme, the renewal of register also to be considered.If register can not get upgrading, by the accumulation of upset that leads to errors, finally make the figure place of mistake too much, redundancy voting device can not carry out error correction to it.
Refresh address counter 1 and timer conter 3 should adopt the structure shown in Fig. 2 to realize: carry out 9 mould redundancies by the first voting machine and the second voting machine to register; the data step-by-step of 9 registers is carried out adding 1 operation after putting to the vote; add the result of 1 under the triggering of clock; be written back to 9 registers; fixing delay is had between the clock of 9 registers; so both redundancy protecting was achieved to 9 registers, achieved again the renewal of register.The effect of the first voting machine and the second voting machine is the mechanism by the minority is subordinate to the majority, correct figure places most in 9 registers is selected, and eliminates the figure place of the mistake of minority in 9 registers.
In sum, the utility model has autonomous refresh capability, high availability and capability of resistance to radiation, can be autonomous refresh SRAM storage array 4, eliminates the error accumulation that single particle effect causes; When user carries out read-write operation to SRAM, stop refresh operation, ensure the normal read-write of user, improve the availability of SRAM.

Claims (5)

1. the radiation-resistant SRAM self-refresh circuit of high availability, it is characterized in that: comprise timer conter (3), refresh controller (2) and refresh address counter (1), the output terminal of timer conter (3) is connected with the input end of refresh controller (2), the output terminal of the refresh controller (2) of external external signal is connected with the input end of refresh address counter (1), the output terminal of refresh address counter (1) and the A of SRAM storage array (4), CSN, WEN end is connected, the output terminal Q of SRAM storage array (4) is held to be held with the D of SRAM storage array (4) by the 3rd voting machine and is connected.
2. the radiation-resistant SRAM self-refresh circuit of high availability according to claim 1, it is characterized in that: described timer conter (3) comprises at least 3 timing registers, its output terminal is all connected with the input end of the first voting machine, the output terminal of the first voting machine is connected with the first input end of the first counter (5), refresh controller (2) respectively, second input termination outer plate of refresh controller (2) selects signal CS_N, the 3rd input termination external address signal of refresh controller (2); Described refresh address counter (1) comprises at least 3 address registers, its input Enable Pin EN and input clear terminal all connect the output terminal of refresh controller (2), its output terminal is all connected with the input end of the second voting machine, and the input end of the output terminal of the second voting machine NAND gate circuit (7), the second counter (6), chip selection signal generator is respectively connected; Described SRAM storage array (4) comprises at least 3 storeies, its WEN holds the output terminal of equal NAND gate circuit (7) to be connected, its CSN end is all connected with the output terminal of chip selection signal generator, its A end is all connected with the output terminal of the second voting machine, its output terminal Q end is connected with the input end of the 3rd voting machine, and the output terminal of the 3rd voting machine is held with the D of each storer and is connected.
3. the radiation-resistant SRAM self-refresh circuit of high availability according to claim 1, is characterized in that: described refresh controller (2) adopts combinational logic circuit.
4. the radiation-resistant SRAM self-refresh circuit of high availability according to claim 2, is characterized in that: the number of described timing register, address register, storer is consistent, is 9; First, second and third voting machine described is redundancy voting device.
5. the radiation-resistant SRAM self-refresh circuit of high availability according to claim 2, is characterized in that: described address register high 14, and namely D14 to D1 position is refresh address position, and last position of described address register and D0 are Read-write Catrol position.
CN201420841070.5U 2014-12-27 2014-12-27 The radiation-resistant SRAM self-refresh circuit of a kind of high availability Active CN204423920U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420841070.5U CN204423920U (en) 2014-12-27 2014-12-27 The radiation-resistant SRAM self-refresh circuit of a kind of high availability

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420841070.5U CN204423920U (en) 2014-12-27 2014-12-27 The radiation-resistant SRAM self-refresh circuit of a kind of high availability

Publications (1)

Publication Number Publication Date
CN204423920U true CN204423920U (en) 2015-06-24

Family

ID=53474269

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420841070.5U Active CN204423920U (en) 2014-12-27 2014-12-27 The radiation-resistant SRAM self-refresh circuit of a kind of high availability

Country Status (1)

Country Link
CN (1) CN204423920U (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104575589A (en) * 2014-12-27 2015-04-29 中国电子科技集团公司第三十八研究所 Radiation-resistant SRAM self-refresh circuit with high utilizable ratio, and self-refresh method of radiation-resistant SRAM self-refresh circuit
US9823964B2 (en) 2015-12-08 2017-11-21 Nvidia Corporation Method for memory scrub of DRAM with internal error correcting code (ECC) bits during either memory activate and/or precharge operation
US9880900B2 (en) 2015-12-08 2018-01-30 Nvidia Corporation Method for scrubbing and correcting DRAM memory data with internal error-correcting code (ECC) bits contemporaneously during self-refresh state
US10049006B2 (en) 2015-12-08 2018-08-14 Nvidia Corporation Controller-based memory scrub for DRAMs with internal error-correcting code (ECC) bits contemporaneously during auto refresh or by using masked write commands

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104575589A (en) * 2014-12-27 2015-04-29 中国电子科技集团公司第三十八研究所 Radiation-resistant SRAM self-refresh circuit with high utilizable ratio, and self-refresh method of radiation-resistant SRAM self-refresh circuit
CN104575589B (en) * 2014-12-27 2017-06-30 中国电子科技集团公司第三十八研究所 A kind of radiation-resistant SRAM self-refresh circuits of availability high and its self-refresh method
US9823964B2 (en) 2015-12-08 2017-11-21 Nvidia Corporation Method for memory scrub of DRAM with internal error correcting code (ECC) bits during either memory activate and/or precharge operation
US9880900B2 (en) 2015-12-08 2018-01-30 Nvidia Corporation Method for scrubbing and correcting DRAM memory data with internal error-correcting code (ECC) bits contemporaneously during self-refresh state
US10049006B2 (en) 2015-12-08 2018-08-14 Nvidia Corporation Controller-based memory scrub for DRAMs with internal error-correcting code (ECC) bits contemporaneously during auto refresh or by using masked write commands
US10445177B2 (en) 2015-12-08 2019-10-15 Nvidia Corporation Controller-based memory scrub for DRAMs with internal error-correcting code (ECC) bits contemporaneously during auto refresh or by using masked write commands

Similar Documents

Publication Publication Date Title
CN204423920U (en) The radiation-resistant SRAM self-refresh circuit of a kind of high availability
CN108369819B (en) Execution of additional refresh operations during self-refresh mode
KR102460513B1 (en) Recovery After Consolidation Package
US20130329491A1 (en) Hybrid Memory Module
CN100570572C (en) The error detection and correction system that the tiny satellite star load computer data storage is used
CN107643985A (en) Accumulator system and its operating method
KR20170070920A (en) Nonvolatile memory module, computing system having the same, and operating method thereof
CN103377695A (en) Memory systems, memory devices and memory controllers and methods for operating them
CN103886916B (en) Encoding/decoding storage system with scalable input bit width
CN105808455B (en) Memory access method, storage-class memory and computer system
CN101702326B (en) Memory controller
CN102376348B (en) Low-power dynamic random memory
CN103116551A (en) Nor FLASH memory interface module applied to configurable logic block (CLB) bus
KR20130068915A (en) Memory system, and method for controlling operation thereof
CN103700396B (en) The controller of a kind of anti-SEU error accumulation towards SRAM and method
CN101354906A (en) Flash memory controller for solid hard disk
CN103578535A (en) Method and apparatus for reading NAND quick-flash memory
CN103902013A (en) Memory controlling device and method thereof
CN104575589A (en) Radiation-resistant SRAM self-refresh circuit with high utilizable ratio, and self-refresh method of radiation-resistant SRAM self-refresh circuit
CN105045335A (en) FPGA information processing system with embedded 8051IP core
CN102063340B (en) Method for improving fault-tolerant capability of high-speed cache of magnetoresistance RAM (Random Access Memory)
CN103187091A (en) Self-refresh method for DRAM
CN102024492B (en) Pseudo-static memory and method for controlling write operation and refresh operation of pseudo-static memory
CN203733100U (en) Memory system structure based on PCM (Phase Change Memory)
CN103226977B (en) Quick NAND FLASH controller based on FPGA and control method thereof

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant