CN1377156A - Method for synchronizing timing output signal in digital communication equipment - Google Patents
Method for synchronizing timing output signal in digital communication equipment Download PDFInfo
- Publication number
- CN1377156A CN1377156A CN 01132239 CN01132239A CN1377156A CN 1377156 A CN1377156 A CN 1377156A CN 01132239 CN01132239 CN 01132239 CN 01132239 A CN01132239 A CN 01132239A CN 1377156 A CN1377156 A CN 1377156A
- Authority
- CN
- China
- Prior art keywords
- voltage
- controlled oscillator
- digital
- output signal
- magnitude
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The ivnention relates to a method for treating the synchronization of a clock output signal in a digit communication device. The method includes following procedures. (1) The output signal of clock is adjusted to the frequency that is the same frequency of the input signal of clock by use of a digit phase locked loop. (2) The value of target phase difference between the output signal of clock and the input signal of clock is written to the memory of the filter controller in the digit loop circuit of the digitl phase lcoked loop. (3) After the output signal of clock and the input signal of clock have the same frequency, the value of control voltage Vd of the pressure-controlled oscillator in the digit phase locked loop is written to the memory of the filter controller in the digit loop circuit. (4) The output signal of clock is adjusted to the phase that is the same phase of the input signal of clock.
Description
Technical field
The present invention relates to the signal processing field in the digital communication.
Background technology
At present, in digital communication equipment, adopt digital phase-locked loop that clock output signal and clock output signal are carried out making it with frequently with handling frequently.But in fact, because of factors such as surrounding environment and internal stabilities, after each frequency locking was finished, the phase difference of clock output signal and clock input signal was in a stochastic regime all the time, and this digital communication to high request is disadvantageous.
Summary of the invention
Technical problem to be solved by this invention provides the synchronization processing method of clock output signal in a kind of simple digital communication equipment, and the phase difference that makes it to overcome clock output signal and clock output signal is in the problem of a stochastic regime all the time.For this reason, the present invention is by the following technical solutions: it comprise utilize digital phase-locked loop that clock output signal is transferred to and clock input signal with frequently, it is charged to the target phase difference of clock output signal and clock input signal in the memory of digital loop filter controller in the digital phase-locked loop, with the control magnitude of voltage V of voltage controlled oscillator in the digital phase-locked loop behind clock output signal and the same frequency of clock input signal
DCharge in the memory of digital loop filter controller, and also comprise following circulation step successively:
(1), the digital loop filter controller reads phase discriminator is measured in the digital phase-locked loop the clock output signal and the current phase difference value of clock input signal, and deposit in its memory,
(2), the digital loop filter controller with current phase difference value and target phase difference relatively,
As not waiting, the maximum amount that the digital loop filter controller is made as the 0-voltage controlled oscillator with the current control magnitude of voltage of voltage controlled oscillator is controlled surely and is not equal to control voltage of voltage-controlled oscillator value V in the magnitude of voltage
DA numerical value V
C,
As equating that the digital loop filter controller is made as control magnitude of voltage V with the current control magnitude of voltage of voltage controlled oscillator
D,
(3), the digital loop filter controller writes the current control magnitude of voltage of voltage controlled oscillator in the memory cell of digital to analog converter in the digital phase-locked loop, digital to analog converter is transformed to current analog control voltage with the current control magnitude of voltage of voltage controlled oscillator,
(4), voltage controlled oscillator regulates the clock output signal frequency according to current analog control voltage,
(5), clock output signal feeds back to phase discriminator.
Numerical value V
CCurrent phase difference value with remain unchanged before the target phase difference equates.
Because adopt above technical scheme, the present invention carries out Synchronous Processing to clock output signal under the prerequisite that does not increase equipment, make clock output signal under any circumstance can both with clock input signal with homophase frequently, thereby guarantee the reliable of communication.Moreover, present most of communication equipments in order to increase the reliability of clock unit, adopt the active and standby Hot Spare mechanism of using.When the clock unit of main usefulness is out of order, allow the signal output of standby clock unit immediately, active/standby during with switching its output signal often have one and greatly reach phase hit, can't satisfy the requirement of high stable communication equipment.Adopt method of the present invention, can guarantee active/standby continuity, realize taking over seamlessly with output signal frequency phase place before and after switching.
The present invention also can adopt following further technical scheme simultaneously:
The maximum amount that described in the step (2) the current control magnitude of voltage of voltage controlled oscillator is made as the 0-voltage controlled oscillator is controlled surely and is not equal to control voltage of voltage-controlled oscillator value V in the magnitude of voltage
DA numerical value V
CBe meant: when current phase difference value during greater than the target phase difference, the digital loop filter controller is made as more than or equal to 0 the current control magnitude of voltage of voltage controlled oscillator less than control voltage of voltage-controlled oscillator value V
DA numerical value; When current phase difference value during less than the target phase difference, the digital loop filter controller is made as the current control magnitude of voltage of voltage controlled oscillator greater than control voltage of voltage-controlled oscillator value V
DSurely control a numerical value of magnitude of voltage smaller or equal to the maximum amount of voltage controlled oscillator.
Aforementioned more than or equal to 0 less than control voltage of voltage-controlled oscillator value V
DA numerical value be meant 0, aforementioned greater than control voltage of voltage-controlled oscillator value V
DSurely a numerical value controlling magnitude of voltage smaller or equal to the maximum amount of voltage controlled oscillator is meant that the maximum amount of voltage controlled oscillator controls magnitude of voltage surely.
Description of drawings
Fig. 1 is the block diagram of digital phase-locked loop of the present invention.
Fig. 2 is the program flow diagram of control figure phase-locked loop operation of the present invention.
Fig. 3 is greater than or less than the subprogram flow chart of target phase difference when deciding span for the current control magnitude of voltage of voltage controlled oscillator of the present invention according to current phase difference value.
Fig. 4 is greater than or less than the subprogram flow chart of target phase difference when deciding value for the current control magnitude of voltage of voltage controlled oscillator of the present invention according to current phase difference value.
Embodiment
With reference to accompanying drawing.The synchronization processing method of clock output signal in the digital communication equipment of the present invention, it utilizes digital phase-locked loop that clock output signal Sout is transferred to and clock input signal Sin frequency together earlier, and digital phase-locked loop is made up of phase discriminator 1, digital loop filter controller 2, digital to analog converter 3, voltage controlled oscillator 4.In target phase difference with clock output signal and clock input signal, such as 180 degree, and with the control magnitude of voltage V of voltage controlled oscillator behind clock output signal and the same frequency of clock input signal
DAfter charging in the memory of digital loop filter controller in the digital phase-locked loop, carry out following circulation step more successively:
(1), the digital loop filter controller reads phase discriminator is measured in the digital phase-locked loop the clock output signal and the current phase difference value of clock input signal, and deposits in its memory.
(2), the digital loop filter controller compares current phase difference value and target phase difference.
As not waiting, the maximum amount that the digital loop filter controller is made as the 0-voltage controlled oscillator with the current control magnitude of voltage of voltage controlled oscillator is controlled surely and is not equal to control voltage of voltage-controlled oscillator value V in the magnitude of voltage
DA numerical value V
C
In these cases, as a regulation scheme faster, when current phase difference value during greater than the target phase difference, the digital loop filter controller is made as more than or equal to 0 the current control magnitude of voltage of voltage controlled oscillator less than control voltage of voltage-controlled oscillator value V
DA numerical value, be the best with 0;
When current phase difference value during less than the target phase difference, the digital loop filter controller is made as the current control magnitude of voltage of voltage controlled oscillator greater than control voltage of voltage-controlled oscillator value V
DSurely control a numerical value of magnitude of voltage smaller or equal to the maximum amount of voltage controlled oscillator, controlling magnitude of voltage surely with maximum amount is the best;
As equating that the digital loop filter controller is made as control magnitude of voltage V with the current control magnitude of voltage of voltage controlled oscillator
D
(3), the digital loop filter controller writes the current control magnitude of voltage of voltage controlled oscillator in the memory cell of digital to analog converter in the digital phase-locked loop, digital to analog converter is transformed to current analog control voltage with the current control magnitude of voltage of voltage controlled oscillator.
(4), voltage controlled oscillator is regulated the clock output signal frequency according to current analog control voltage.
(5), clock output signal feeds back to phase discriminator.
Numerical value V
CCurrent phase difference value with remain unchanged before the target phase difference equates.
Claims (3)
1, the synchronization processing method of clock output signal in the digital communication equipment, comprise and utilize digital phase-locked loop that clock output signal is transferred to and clock input signal frequency together, it is characterized in that it charges to the target phase difference of clock output signal and clock input signal in the memory of digital loop filter controller in the digital phase-locked loop, with voltage controlled oscillator in the digital phase-locked loop at clock output signal and clock input signal with the control magnitude of voltage V after frequently
DCharge in the memory of digital loop filter controller, and also comprise following circulation step successively:
(1), the digital loop filter controller reads phase discriminator is measured in the digital phase-locked loop the clock output signal and the current phase difference value of clock input signal, and deposit in its memory,
(2), the digital loop filter controller with current phase difference value and target phase difference relatively,
As not waiting, the maximum amount that the digital loop filter controller is made as the 0-voltage controlled oscillator with the current control magnitude of voltage of voltage controlled oscillator is controlled surely and is not equal to control voltage of voltage-controlled oscillator value V in the magnitude of voltage
DA numerical value V
C,
As equating that the digital loop filter controller is made as control magnitude of voltage V with the current control magnitude of voltage of voltage controlled oscillator
D,
(3), the digital loop filter controller writes the current control magnitude of voltage of voltage controlled oscillator in the memory cell of digital to analog converter in the digital phase-locked loop, digital to analog converter is transformed to current analog control voltage with the current control magnitude of voltage of voltage controlled oscillator,
(4), voltage controlled oscillator regulates the clock output signal frequency according to current analog control voltage,
(5), clock output signal feeds back to phase discriminator.
Numerical value V
CCurrent phase difference value with remain unchanged before the target phase difference equates.
2, the synchronization processing method of clock output signal in the digital communication equipment as claimed in claim 1 is characterized in that described in the step (2) that maximum amount that current control magnitude of voltage with voltage controlled oscillator is made as the 0-voltage controlled oscillator is controlled surely and is not equal to control voltage of voltage-controlled oscillator value V in the magnitude of voltage
DA numerical value V
CBe meant:
When current phase difference value during greater than the target phase difference, the digital loop filter controller is made as more than or equal to 0 the current control magnitude of voltage of voltage controlled oscillator less than control voltage of voltage-controlled oscillator value V
DA numerical value,
When current phase difference value during less than the target phase difference, the digital loop filter controller is made as the current control magnitude of voltage of voltage controlled oscillator greater than control voltage of voltage-controlled oscillator value V
DSurely control a numerical value of magnitude of voltage smaller or equal to the maximum amount of voltage controlled oscillator.
3, the synchronization processing method of clock output signal in the digital communication equipment as claimed in claim 2, it is characterized in that described more than or equal to 0 less than control voltage of voltage-controlled oscillator value V
DA numerical value be meant 0, described greater than control voltage of voltage-controlled oscillator value V
DSurely a numerical value controlling magnitude of voltage smaller or equal to the maximum amount of voltage controlled oscillator is meant that the maximum amount of voltage controlled oscillator controls magnitude of voltage surely.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB01132239XA CN1140973C (en) | 2001-11-15 | 2001-11-15 | Method for synchronizing timing output signal in digital communication equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB01132239XA CN1140973C (en) | 2001-11-15 | 2001-11-15 | Method for synchronizing timing output signal in digital communication equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1377156A true CN1377156A (en) | 2002-10-30 |
| CN1140973C CN1140973C (en) | 2004-03-03 |
Family
ID=4671277
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB01132239XA Expired - Lifetime CN1140973C (en) | 2001-11-15 | 2001-11-15 | Method for synchronizing timing output signal in digital communication equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1140973C (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100525072C (en) * | 2005-02-03 | 2009-08-05 | 中国科学院半导体研究所 | High-precision high-linearity digital-analoge mixed signal loop pressure control oscillator |
| CN100525071C (en) * | 2005-02-03 | 2009-08-05 | 中国科学院半导体研究所 | Digital-to-analogue mixed signal loop pressure-control oscillator with technology error compensation |
| CN101183927B (en) * | 2007-12-03 | 2010-06-16 | 中兴通讯股份有限公司 | Clock synchronization device and synchronization method thereof |
| WO2011050693A1 (en) * | 2009-10-23 | 2011-05-05 | 中兴通讯股份有限公司 | Locking system and method thereof |
| WO2012071683A1 (en) * | 2010-12-01 | 2012-06-07 | Telefonaktiebolaget L M Ericsson (Publ) | Phase-locked loop control voltage determination |
| CN103324097A (en) * | 2012-03-23 | 2013-09-25 | 横河电机株式会社 | Synchronization apparatus and field device |
| CN107741919A (en) * | 2017-09-26 | 2018-02-27 | 深圳市亿维自动化技术有限公司 | Using data communication equipment in the controls |
-
2001
- 2001-11-15 CN CNB01132239XA patent/CN1140973C/en not_active Expired - Lifetime
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100525072C (en) * | 2005-02-03 | 2009-08-05 | 中国科学院半导体研究所 | High-precision high-linearity digital-analoge mixed signal loop pressure control oscillator |
| CN100525071C (en) * | 2005-02-03 | 2009-08-05 | 中国科学院半导体研究所 | Digital-to-analogue mixed signal loop pressure-control oscillator with technology error compensation |
| CN101183927B (en) * | 2007-12-03 | 2010-06-16 | 中兴通讯股份有限公司 | Clock synchronization device and synchronization method thereof |
| WO2011050693A1 (en) * | 2009-10-23 | 2011-05-05 | 中兴通讯股份有限公司 | Locking system and method thereof |
| US8724765B2 (en) | 2009-10-23 | 2014-05-13 | Zte Corporation | Locking system and method thereof |
| US8564344B2 (en) | 2010-12-01 | 2013-10-22 | Telefonaktiebolaget L M Ericsson (Publ) | Phase-locked loop control voltage determination |
| CN103404031A (en) * | 2010-12-01 | 2013-11-20 | 爱立信(中国)通信有限公司 | Phase-locked loop control voltage determination |
| WO2012071683A1 (en) * | 2010-12-01 | 2012-06-07 | Telefonaktiebolaget L M Ericsson (Publ) | Phase-locked loop control voltage determination |
| CN103404031B (en) * | 2010-12-01 | 2016-01-20 | 爱立信(中国)通信有限公司 | Phase lock control voltage is determined |
| CN103324097A (en) * | 2012-03-23 | 2013-09-25 | 横河电机株式会社 | Synchronization apparatus and field device |
| CN103324097B (en) * | 2012-03-23 | 2016-02-10 | 横河电机株式会社 | Synchronous device and field apparatus |
| CN107741919A (en) * | 2017-09-26 | 2018-02-27 | 深圳市亿维自动化技术有限公司 | Using data communication equipment in the controls |
| CN107741919B (en) * | 2017-09-26 | 2019-12-17 | 深圳市亿维自动化技术有限公司 | Data communication device applied to control system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1140973C (en) | 2004-03-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1140973C (en) | Method for synchronizing timing output signal in digital communication equipment | |
| US9190909B2 (en) | Control device for multiphase interleaved DC-DC converter and control method thereof | |
| CA2354426C (en) | Method and system for connecting and synchronizing a supplemental power source to a power grid | |
| CN101098220B (en) | Digital phase-locked loop based clock synchronization method and system thereof | |
| US7146513B2 (en) | System for adjusting a clock frequency based on comparing a required process times and a worst case execution times and adjusting a voltage and clock frequency based on a number of ready state application tasks | |
| CN1278420C (en) | Delay lock circuit in semiconductor device | |
| CN113495188A (en) | Voltage fluctuation detection circuit | |
| CN1770632A (en) | Novel circuit for minimizing filter capacitance leakage induced jitter in phase locked loops (PLLs) | |
| KR100397773B1 (en) | Clock re-timing apparatus with cascaded delay stages | |
| CN105610436A (en) | Charge pump phase-locked loop with adaptive acceleration locking structure | |
| CN86101017A (en) | Oscillating circuit | |
| CN1035595A (en) | The N pi phase/frequency detector | |
| CN1581715A (en) | Method for controlling master spare clock phase for synchronous digital system equipment | |
| CN106873476A (en) | A kind of method of use ECAP implement of interruption function electric voltage frequency and Phase Tracking | |
| CN1494217A (en) | Lock phase loop of low stable error and its correcting circuif | |
| CN1126255C (en) | Synchronisation unit for component group | |
| CN1263223C (en) | Semiconductor integrated circuit with phase adjusting function and system using the same | |
| CN1277363C (en) | Method for interlocking control of master backup timer | |
| CN102570945B (en) | Permanent magnet synchronization gyro motor control and equipment | |
| CN1172445C (en) | Digital phase-locked loop method fo suppressing low frequency drift of clock | |
| CN1294327A (en) | Circuit for generating programmable frequency and diflective phase-locked loop clock | |
| CN1212707C (en) | Delay locking circuit using dichotomy, and related method | |
| US7738271B1 (en) | Controlled resonant charge transfer device | |
| US10389339B2 (en) | Device and method for controlling slew rate | |
| CN1106079C (en) | Digital analogue signal/digital signal conversion circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term |
Granted publication date: 20040303 |
|
| CX01 | Expiry of patent term |