CN1267819C - 计算机系统内部处理指令的装置 - Google Patents
计算机系统内部处理指令的装置 Download PDFInfo
- Publication number
- CN1267819C CN1267819C CNB021407622A CN02140762A CN1267819C CN 1267819 C CN1267819 C CN 1267819C CN B021407622 A CNB021407622 A CN B021407622A CN 02140762 A CN02140762 A CN 02140762A CN 1267819 C CN1267819 C CN 1267819C
- Authority
- CN
- China
- Prior art keywords
- instruction
- transfer
- strings
- commands
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000012545 processing Methods 0.000 title claims description 13
- 238000012546 transfer Methods 0.000 claims description 127
- 238000003860 storage Methods 0.000 claims description 31
- 238000012856 packing Methods 0.000 claims description 16
- 230000004044 response Effects 0.000 claims description 6
- 230000005055 memory storage Effects 0.000 claims 1
- 239000000872 buffer Substances 0.000 description 72
- 238000004891 communication Methods 0.000 description 69
- 238000010586 diagram Methods 0.000 description 15
- 238000000034 method Methods 0.000 description 5
- 230000002159 abnormal effect Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000005856 abnormality Effects 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
- G06F9/323—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for indirect branch instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
- G06F9/3806—Instruction prefetching for branches, e.g. hedging, branch folding using address prediction, e.g. return stack, branch history buffer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3814—Implementation provisions of instruction buffers, e.g. prefetch buffer; banks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3842—Speculative instruction execution
- G06F9/3844—Speculative instruction execution using dynamic branch prediction, e.g. using branch history tables
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
Description
Claims (10)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/168,744 US5604909A (en) | 1993-12-15 | 1993-12-15 | Apparatus for processing instructions in a computing system |
US08/168,744 | 1993-12-15 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN94191180A Division CN1104680C (zh) | 1993-12-15 | 1994-12-15 | 计算机系统内部处理指令的装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1492319A CN1492319A (zh) | 2004-04-28 |
CN1267819C true CN1267819C (zh) | 2006-08-02 |
Family
ID=22612755
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN94191180A Expired - Lifetime CN1104680C (zh) | 1993-12-15 | 1994-12-15 | 计算机系统内部处理指令的装置 |
CNB021407622A Expired - Lifetime CN1267819C (zh) | 1993-12-15 | 1994-12-15 | 计算机系统内部处理指令的装置 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN94191180A Expired - Lifetime CN1104680C (zh) | 1993-12-15 | 1994-12-15 | 计算机系统内部处理指令的装置 |
Country Status (8)
Country | Link |
---|---|
US (4) | US5604909A (zh) |
EP (2) | EP0690373B1 (zh) |
JP (1) | JP2815237B2 (zh) |
KR (1) | KR100212204B1 (zh) |
CN (2) | CN1104680C (zh) |
DE (1) | DE69433621T2 (zh) |
HK (1) | HK1013153A1 (zh) |
WO (1) | WO1995016954A1 (zh) |
Families Citing this family (76)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5734874A (en) * | 1994-04-29 | 1998-03-31 | Sun Microsystems, Inc. | Central processing unit with integrated graphics functions |
US5778250A (en) * | 1994-05-23 | 1998-07-07 | Cirrus Logic, Inc. | Method and apparatus for dynamically adjusting the number of stages of a multiple stage pipeline |
WO1996012231A1 (en) | 1994-10-14 | 1996-04-25 | Silicon Graphics, Inc. | A translation buffer for detecting and preventing conflicting virtual addresses from being stored therein |
EP0803095A1 (en) | 1994-10-14 | 1997-10-29 | Silicon Graphics, Inc. | Indexing and multiplexing of interleaved cache memory arrays |
US5991869A (en) * | 1995-04-12 | 1999-11-23 | Advanced Micro Devices, Inc. | Superscalar microprocessor including a high speed instruction alignment unit |
GB9521955D0 (en) * | 1995-10-26 | 1996-01-03 | Sgs Thomson Microelectronics | Cache memory |
GB9521980D0 (en) * | 1995-10-26 | 1996-01-03 | Sgs Thomson Microelectronics | Branch target buffer |
GB9521977D0 (en) * | 1995-10-26 | 1996-01-03 | Sgs Thomson Microelectronics | Cache memory |
US6216213B1 (en) * | 1996-06-07 | 2001-04-10 | Motorola, Inc. | Method and apparatus for compression, decompression, and execution of program code |
EP0912924A1 (en) * | 1996-07-16 | 1999-05-06 | Advanced Micro Devices, Inc. | A superscalar microprocesser including a high speed instruction alignment unit |
DE19630861A1 (de) * | 1996-07-31 | 1998-02-05 | Philips Patentverwaltung | Datenverarbeitungseinrichtung mit einem Mikroprozessor und einer zusätzlichen Recheneinheit |
US5859992A (en) * | 1997-03-12 | 1999-01-12 | Advanced Micro Devices, Inc. | Instruction alignment using a dispatch list and a latch list |
US6157999A (en) * | 1997-06-03 | 2000-12-05 | Motorola Inc. | Data processing system having a synchronizing link stack and method thereof |
US5935238A (en) * | 1997-06-19 | 1999-08-10 | Sun Microsystems, Inc. | Selection from multiple fetch addresses generated concurrently including predicted and actual target by control-flow instructions in current and previous instruction bundles |
US5964869A (en) * | 1997-06-19 | 1999-10-12 | Sun Microsystems, Inc. | Instruction fetch mechanism with simultaneous prediction of control-flow instructions |
US6157988A (en) * | 1997-08-01 | 2000-12-05 | Micron Technology, Inc. | Method and apparatus for high performance branching in pipelined microsystems |
US6185676B1 (en) * | 1997-09-30 | 2001-02-06 | Intel Corporation | Method and apparatus for performing early branch prediction in a microprocessor |
US6243805B1 (en) * | 1998-08-11 | 2001-06-05 | Advanced Micro Devices, Inc. | Programming paradigm and microprocessor architecture for exact branch targeting |
US6289442B1 (en) * | 1998-10-05 | 2001-09-11 | Advanced Micro Devices, Inc. | Circuit and method for tagging and invalidating speculatively executed instructions |
US6442674B1 (en) * | 1998-12-30 | 2002-08-27 | Intel Corporation | Method and system for bypassing a fill buffer located along a first instruction path |
US6957327B1 (en) * | 1998-12-31 | 2005-10-18 | Stmicroelectronics, Inc. | Block-based branch target buffer |
US6185672B1 (en) * | 1999-02-19 | 2001-02-06 | Advanced Micro Devices, Inc. | Method and apparatus for instruction queue compression |
EP1050810A1 (en) | 1999-05-03 | 2000-11-08 | STMicroelectronics SA | A computer system comprising multiple functional units |
US6546478B1 (en) | 1999-10-14 | 2003-04-08 | Advanced Micro Devices, Inc. | Line predictor entry with location pointers and control information for corresponding instructions in a cache line |
US6647490B2 (en) | 1999-10-14 | 2003-11-11 | Advanced Micro Devices, Inc. | Training line predictor for branch targets |
US6636959B1 (en) | 1999-10-14 | 2003-10-21 | Advanced Micro Devices, Inc. | Predictor miss decoder updating line predictor storing instruction fetch address and alignment information upon instruction decode termination condition |
JP2003511789A (ja) * | 1999-10-14 | 2003-03-25 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | 整列情報をキャッシュするための装置および方法 |
US6591361B1 (en) | 1999-12-28 | 2003-07-08 | International Business Machines Corporation | Method and apparatus for converting data into different ordinal types |
US7149883B1 (en) * | 2000-03-30 | 2006-12-12 | Intel Corporation | Method and apparatus selectively to advance a write pointer for a queue based on the indicated validity or invalidity of an instruction stored within the queue |
US6857061B1 (en) | 2000-04-07 | 2005-02-15 | Nintendo Co., Ltd. | Method and apparatus for obtaining a scalar value directly from a vector register |
US6701424B1 (en) * | 2000-04-07 | 2004-03-02 | Nintendo Co., Ltd. | Method and apparatus for efficient loading and storing of vectors |
US6859862B1 (en) | 2000-04-07 | 2005-02-22 | Nintendo Co., Ltd. | Method and apparatus for software management of on-chip cache |
US6484228B2 (en) | 2000-04-19 | 2002-11-19 | Motorola, Inc. | Method and apparatus for data compression and decompression for a data processor system |
DE10043003A1 (de) * | 2000-09-01 | 2002-03-14 | Infineon Technologies Ag | Programmgesteuerte Einheit |
US7035998B1 (en) | 2000-11-03 | 2006-04-25 | Mips Technologies, Inc. | Clustering stream and/or instruction queues for multi-streaming processors |
US7139898B1 (en) * | 2000-11-03 | 2006-11-21 | Mips Technologies, Inc. | Fetch and dispatch disassociation apparatus for multistreaming processors |
JP2002318687A (ja) * | 2001-04-18 | 2002-10-31 | Fujitsu Ltd | 情報処理装置及び計算機システム |
JP3851235B2 (ja) * | 2002-06-28 | 2006-11-29 | 富士通株式会社 | 分岐予測装置および分岐予測方法 |
US7131017B2 (en) * | 2002-08-16 | 2006-10-31 | Carnegie Mellon University | Programmable pipeline fabric having mechanism to terminate signal propagation |
US6836833B1 (en) * | 2002-10-22 | 2004-12-28 | Mips Technologies, Inc. | Apparatus and method for discovering a scratch pad memory configuration |
JP2006509290A (ja) * | 2002-12-04 | 2006-03-16 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | マイクロプロセッサ電力消費低減のためのレジスタファイルゲーティング |
US20040111594A1 (en) * | 2002-12-05 | 2004-06-10 | International Business Machines Corporation | Multithreading recycle and dispatch mechanism |
JP3855270B2 (ja) * | 2003-05-29 | 2006-12-06 | ソニー株式会社 | アンテナ実装方法 |
US7281120B2 (en) * | 2004-03-26 | 2007-10-09 | International Business Machines Corporation | Apparatus and method for decreasing the latency between an instruction cache and a pipeline processor |
US7363468B2 (en) * | 2004-11-18 | 2008-04-22 | International Business Machines Corporation | Load address dependency mechanism system and method in a high frequency, low power processor system |
US7426631B2 (en) * | 2005-02-02 | 2008-09-16 | International Business Machines Corporation | Methods and systems for storing branch information in an address table of a processor |
DE102005009083B4 (de) * | 2005-02-28 | 2007-05-10 | Infineon Technologies Ag | Multithread-Prozessor mit einer Synchronisationseinheit und Verfahren zum Betreiben eines solchen |
US20060229638A1 (en) * | 2005-03-29 | 2006-10-12 | Abrams Robert M | Articulating retrieval device |
US7461237B2 (en) * | 2005-04-20 | 2008-12-02 | Sun Microsystems, Inc. | Method and apparatus for suppressing duplicative prefetches for branch target cache lines |
US7350056B2 (en) * | 2005-09-27 | 2008-03-25 | International Business Machines Corporation | Method and apparatus for issuing instructions from an issue queue in an information handling system |
US20070198812A1 (en) * | 2005-09-27 | 2007-08-23 | Ibm Corporation | Method and apparatus for issuing instructions from an issue queue including a main issue queue array and an auxiliary issue queue array in an information handling system |
US7734901B2 (en) * | 2005-10-31 | 2010-06-08 | Mips Technologies, Inc. | Processor core and method for managing program counter redirection in an out-of-order processor pipeline |
US7711934B2 (en) * | 2005-10-31 | 2010-05-04 | Mips Technologies, Inc. | Processor core and method for managing branch misprediction in an out-of-order processor pipeline |
US7721071B2 (en) * | 2006-02-28 | 2010-05-18 | Mips Technologies, Inc. | System and method for propagating operand availability prediction bits with instructions through a pipeline in an out-of-order processor |
US20070204139A1 (en) | 2006-02-28 | 2007-08-30 | Mips Technologies, Inc. | Compact linked-list-based multi-threaded instruction graduation buffer |
US20080016326A1 (en) * | 2006-07-14 | 2008-01-17 | Mips Technologies, Inc. | Latest producer tracking in an out-of-order processor, and applications thereof |
US7370178B1 (en) | 2006-07-14 | 2008-05-06 | Mips Technologies, Inc. | Method for latest producer tracking in an out-of-order processor, and applications thereof |
US7657708B2 (en) * | 2006-08-18 | 2010-02-02 | Mips Technologies, Inc. | Methods for reducing data cache access power in a processor using way selection bits |
US7650465B2 (en) | 2006-08-18 | 2010-01-19 | Mips Technologies, Inc. | Micro tag array having way selection bits for reducing data cache access power |
US8032734B2 (en) * | 2006-09-06 | 2011-10-04 | Mips Technologies, Inc. | Coprocessor load data queue for interfacing an out-of-order execution unit with an in-order coprocessor |
US7647475B2 (en) * | 2006-09-06 | 2010-01-12 | Mips Technologies, Inc. | System for synchronizing an in-order co-processor with an out-of-order processor using a co-processor interface store data queue |
US20080082793A1 (en) * | 2006-09-29 | 2008-04-03 | Mips Technologies, Inc. | Detection and prevention of write-after-write hazards, and applications thereof |
US7594079B2 (en) | 2006-09-29 | 2009-09-22 | Mips Technologies, Inc. | Data cache virtual hint way prediction, and applications thereof |
US9946547B2 (en) | 2006-09-29 | 2018-04-17 | Arm Finance Overseas Limited | Load/store unit for a processor, and applications thereof |
US8078846B2 (en) | 2006-09-29 | 2011-12-13 | Mips Technologies, Inc. | Conditional move instruction formed into one decoded instruction to be graduated and another decoded instruction to be invalidated |
US7711935B2 (en) | 2007-04-30 | 2010-05-04 | Netlogic Microsystems, Inc. | Universal branch identifier for invalidation of speculative instructions |
US8127115B2 (en) * | 2009-04-03 | 2012-02-28 | International Business Machines Corporation | Group formation with multiple taken branches per group |
US9354887B2 (en) * | 2010-06-28 | 2016-05-31 | International Business Machines Corporation | Instruction buffer bypass of target instruction in response to partial flush |
US8937622B2 (en) | 2010-09-20 | 2015-01-20 | Qualcomm Incorporated | Inter-processor communication techniques in a multiple-processor computing platform |
US9229722B2 (en) | 2012-01-31 | 2016-01-05 | International Business Machines Corporation | Major branch instructions with transactional memory |
US9280398B2 (en) | 2012-01-31 | 2016-03-08 | International Business Machines Corporation | Major branch instructions |
US9304932B2 (en) | 2012-12-20 | 2016-04-05 | Qualcomm Incorporated | Instruction cache having a multi-bit way prediction mask |
WO2015061648A1 (en) * | 2013-10-25 | 2015-04-30 | Advanced Micro Devices, Inc. | Bandwidth increase in branch prediction unit and level 1 instruction cache |
US10216520B2 (en) * | 2014-10-06 | 2019-02-26 | Via Technologies, Inc. | Compressing instruction queue for a microprocessor |
JP7004905B2 (ja) * | 2018-03-26 | 2022-01-21 | 富士通株式会社 | 演算処理装置及び演算処理装置の制御方法 |
CN109101276B (zh) | 2018-08-14 | 2020-05-05 | 阿里巴巴集团控股有限公司 | 在cpu中执行指令的方法 |
Family Cites Families (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50152629A (zh) * | 1974-05-27 | 1975-12-08 | ||
JPS5729153A (en) * | 1980-07-29 | 1982-02-17 | Fujitsu Ltd | Control system for instruction processing order |
JPS57152046A (en) * | 1981-03-13 | 1982-09-20 | Mitsubishi Electric Corp | Instruction buffer controlling method |
JPS58149548A (ja) * | 1982-03-02 | 1983-09-05 | Hitachi Ltd | メモリ制御方式 |
JPS5991549A (ja) * | 1982-11-17 | 1984-05-26 | Nec Corp | 命令バツフアへの命令語格納方式 |
DE3382350D1 (de) * | 1982-11-17 | 1991-08-29 | Nec Corp | Anordnung zum vorabholen von befehlen mit vorhersage einer verzweigungszieladresse. |
DE3305693A1 (de) * | 1983-02-18 | 1984-08-30 | Nixdorf Computer Ag | Schaltungsanordnung zur zwischenspeicherung von befehlsworten |
US4635194A (en) * | 1983-05-02 | 1987-01-06 | International Business Machines Corporation | Instruction buffer bypass apparatus |
AU553416B2 (en) * | 1984-02-24 | 1986-07-17 | Fujitsu Limited | Pipeline processing |
US4682284A (en) * | 1984-12-06 | 1987-07-21 | American Telephone & Telegraph Co., At&T Bell Lab. | Queue administration method and apparatus |
US4777587A (en) * | 1985-08-30 | 1988-10-11 | Advanced Micro Devices, Inc. | System for processing single-cycle branch instruction in a pipeline having relative, absolute, indirect and trap addresses |
IL81762A0 (en) * | 1986-04-11 | 1987-10-20 | Symbolics Inc | Instruction prefetch unit |
EP0312764A3 (en) * | 1987-10-19 | 1991-04-10 | International Business Machines Corporation | A data processor having multiple execution units for processing plural classes of instructions in parallel |
US5247628A (en) * | 1987-11-30 | 1993-09-21 | International Business Machines Corporation | Parallel processor instruction dispatch apparatus with interrupt handler |
JPH0769821B2 (ja) * | 1988-03-04 | 1995-07-31 | 日本電気株式会社 | 情報処理装置におけるバイパスライン制御方式 |
JP2810068B2 (ja) * | 1988-11-11 | 1998-10-15 | 株式会社日立製作所 | プロセッサシステム、コンピュータシステム及び命令処理方法 |
JPH0778735B2 (ja) * | 1988-12-05 | 1995-08-23 | 松下電器産業株式会社 | キャッシュ装置と命令読出し装置 |
US5113515A (en) * | 1989-02-03 | 1992-05-12 | Digital Equipment Corporation | Virtual instruction cache system using length responsive decoded instruction shifting and merging with prefetch buffer outputs to fill instruction buffer |
DE69030931T2 (de) * | 1989-04-24 | 1998-01-15 | Ibm | Mehrfachsequenzprozessorsystem |
CA2016068C (en) * | 1989-05-24 | 2000-04-04 | Robert W. Horst | Multiple instruction issue computer architecture |
US5136697A (en) * | 1989-06-06 | 1992-08-04 | Advanced Micro Devices, Inc. | System for reducing delay for execution subsequent to correctly predicted branch instruction using fetch information stored with each block of instructions in cache |
JPH03139726A (ja) * | 1989-10-26 | 1991-06-13 | Hitachi Ltd | 命令読出し制御方式 |
US5121502A (en) * | 1989-12-20 | 1992-06-09 | Hewlett-Packard Company | System for selectively communicating instructions from memory locations simultaneously or from the same memory locations sequentially to plurality of processing |
DE69030648T2 (de) * | 1990-01-02 | 1997-11-13 | Motorola Inc | Verfahren zum sequentiellen Vorabruf von 1-Wort-, 2-Wort oder 3-Wort-Befehlen |
US5185868A (en) * | 1990-01-16 | 1993-02-09 | Advanced Micro Devices, Inc. | Apparatus having hierarchically arranged decoders concurrently decoding instructions and shifting instructions not ready for execution to vacant decoders higher in the hierarchy |
US5283873A (en) * | 1990-06-29 | 1994-02-01 | Digital Equipment Corporation | Next line prediction apparatus for a pipelined computed system |
EP0477598A2 (de) * | 1990-09-26 | 1992-04-01 | Siemens Aktiengesellschaft | Befehlswerk für einen n Prozessorelemente aufweisenden Prozessor |
US5299321A (en) * | 1990-12-18 | 1994-03-29 | Oki Electric Industry Co., Ltd. | Parallel processing device to operate with parallel execute instructions |
JP2877531B2 (ja) * | 1991-02-04 | 1999-03-31 | 株式会社東芝 | 並列演算処理装置 |
JPH04275628A (ja) * | 1991-03-01 | 1992-10-01 | Mitsubishi Electric Corp | 演算処理装置 |
DE4211222B4 (de) * | 1991-04-05 | 2009-05-28 | Kabushiki Kaisha Toshiba, Kawasaki | Abzweigungs-Vorhersage-Vorrichtung und Abzweigungs-Vorhersage-Verfahren für einen Super-Skalar-Prozessor |
JP2642529B2 (ja) * | 1991-04-30 | 1997-08-20 | 株式会社東芝 | 並列プロセッサーの命令分配処理装置 |
JPH052484A (ja) * | 1991-06-24 | 1993-01-08 | Mitsubishi Electric Corp | スーパースカラプロセツサ |
US5367703A (en) * | 1993-01-08 | 1994-11-22 | International Business Machines Corporation | Method and system for enhanced branch history prediction accuracy in a superscalar processor system |
CA2107046A1 (en) * | 1993-01-08 | 1994-07-09 | James Allan Kahle | Method and system for increased instruction dispatch efficiency in superscalar processor system |
JP2744882B2 (ja) * | 1993-01-15 | 1998-04-28 | インターナショナル・ビジネス・マシーンズ・コーポレイション | キューにより命令の実行を制御する装置及び方法 |
US5680564A (en) * | 1995-05-26 | 1997-10-21 | National Semiconductor Corporation | Pipelined processor with two tier prefetch buffer structure and method with bypass |
US5835746A (en) * | 1997-04-21 | 1998-11-10 | Motorola, Inc. | Method and apparatus for fetching and issuing dual-word or multiple instructions in a data processing system |
US6065110A (en) * | 1998-02-09 | 2000-05-16 | International Business Machines Corporation | Method and apparatus for loading an instruction buffer of a processor capable of out-of-order instruction issue |
-
1993
- 1993-12-15 US US08/168,744 patent/US5604909A/en not_active Expired - Lifetime
-
1994
- 1994-12-15 DE DE69433621T patent/DE69433621T2/de not_active Expired - Lifetime
- 1994-12-15 EP EP95902965A patent/EP0690373B1/en not_active Expired - Lifetime
- 1994-12-15 JP JP7516669A patent/JP2815237B2/ja not_active Expired - Lifetime
- 1994-12-15 CN CN94191180A patent/CN1104680C/zh not_active Expired - Lifetime
- 1994-12-15 WO PCT/JP1994/002112 patent/WO1995016954A1/ja active IP Right Grant
- 1994-12-15 EP EP03003266A patent/EP1320031A3/en not_active Withdrawn
- 1994-12-15 KR KR1019950703432A patent/KR100212204B1/ko not_active IP Right Cessation
- 1994-12-15 CN CNB021407622A patent/CN1267819C/zh not_active Expired - Lifetime
-
1997
- 1997-01-10 US US08/781,851 patent/US5954815A/en not_active Expired - Lifetime
-
1998
- 1998-12-21 HK HK98114187A patent/HK1013153A1/xx not_active IP Right Cessation
-
1999
- 1999-07-30 US US09/363,635 patent/US6247124B1/en not_active Expired - Lifetime
-
2001
- 2001-05-24 US US09/863,898 patent/US6691221B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0690373B1 (en) | 2004-03-17 |
CN1117765A (zh) | 1996-02-28 |
US5954815A (en) | 1999-09-21 |
KR960701400A (ko) | 1996-02-24 |
EP0690373A1 (en) | 1996-01-03 |
DE69433621D1 (de) | 2005-01-27 |
JP2815237B2 (ja) | 1998-10-27 |
US20030033505A1 (en) | 2003-02-13 |
EP0690373A4 (en) | 1997-05-14 |
DE69433621T2 (de) | 2005-05-12 |
CN1104680C (zh) | 2003-04-02 |
CN1492319A (zh) | 2004-04-28 |
US6691221B2 (en) | 2004-02-10 |
KR100212204B1 (ko) | 1999-08-02 |
HK1013153A1 (en) | 1999-08-13 |
EP1320031A3 (en) | 2008-12-17 |
US6247124B1 (en) | 2001-06-12 |
EP1320031A2 (en) | 2003-06-18 |
US5604909A (en) | 1997-02-18 |
WO1995016954A1 (fr) | 1995-06-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1267819C (zh) | 计算机系统内部处理指令的装置 | |
CN1053508C (zh) | 超标量计算机 | |
CN1045024C (zh) | 在超标量处理机系统中提高指令调度效率的方法 | |
CN100340950C (zh) | 采用耗电控制用功能节制机构的微处理器 | |
CN1294485C (zh) | 相关性链处理器 | |
US4891787A (en) | Parallel processing system with processor array having SIMD/MIMD instruction processing | |
US5418970A (en) | Parallel processing system with processor array with processing elements addressing associated memories using host supplied address value and base register content | |
JP3461704B2 (ja) | 条件コードを使用する命令処理システムおよびコンピュータ | |
US4099229A (en) | Variable architecture digital computer | |
CN1144934A (zh) | 具有执行送数指令执行部件的数据处理器及其操作方法 | |
US20030154358A1 (en) | Apparatus and method for dispatching very long instruction word having variable length | |
CN1047245C (zh) | 采用独立存取中间存储器的超标量处理器系统中加强指令调度的方法和系统 | |
EP0762270B1 (en) | Microprocessor with load/store operation to/from multiple registers | |
CN1161689C (zh) | 在超标量处理器中处理装入指令的方法和电路 | |
EP0010188B1 (en) | Computer instruction prefetch circuit | |
CN1890631A (zh) | 于卷标边界自指令缓存至追踪缓存的转换 | |
CN1042863C (zh) | 用于在超标量处理机系统中索引中间存储器缓冲区的指定的方法和系统 | |
EP0653703B1 (en) | Temporary pipeline register file for a superpipelined superscalar processor | |
CA2071481A1 (en) | Cluster architecture for a highly parallel scalar/vector multiprocessor system | |
CN1127899A (zh) | 具有推测指令取指的数据处理器及操作方法 | |
US6785802B1 (en) | Method and apparatus for priority tracking in an out-of-order instruction shelf of a high performance superscalar microprocessor | |
CN1760826A (zh) | 用于处理指令的方法、处理器以及系统 | |
CN1945525A (zh) | 从队列处理指令刷新的生存期计数器设计的系统和方法 | |
CN1342940A (zh) | 到一个共享的协处理器资源的多个逻辑接口 | |
JPH06230969A (ja) | プロセッサ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: ARM FINANCE OVERSEAS LTD. Free format text: FORMER OWNER: BRIDGE DECK LLC Effective date: 20150116 Owner name: BRIDGE DECK LLC Free format text: FORMER OWNER: MIPS TECHNOLOGIES INC. Effective date: 20150116 Owner name: MIPS TECHNOLOGIES INC. Free format text: FORMER OWNER: KABUSHIKI KAISHA TOSHIBA Effective date: 20150116 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20150116 Address after: cambridge Patentee after: ARM Overseas Finance Co.,Ltd. Patentee after: Toshiba Corp. Address before: American New Jersey Patentee before: Overpass Bridge Co.,Ltd. Patentee before: Toshiba Corp. Effective date of registration: 20150116 Address after: American New Jersey Patentee after: Overpass Bridge Co.,Ltd. Patentee after: Toshiba Corp. Address before: American California Patentee before: MIPS Technologies, Inc. Patentee before: Toshiba Corp. Effective date of registration: 20150116 Address after: American California Patentee after: MIPS Technologies, Inc. Patentee after: Toshiba Corp. Address before: American California Patentee before: Silicon Graphics, Inc. Patentee before: Toshiba Corp. |
|
C17 | Cessation of patent right | ||
CX01 | Expiry of patent term |
Expiration termination date: 20141215 Granted publication date: 20060802 |