CN1215551C - Double inlaying method for barriering gas release and generating projective structure - Google Patents

Double inlaying method for barriering gas release and generating projective structure Download PDF

Info

Publication number
CN1215551C
CN1215551C CN 02105710 CN02105710A CN1215551C CN 1215551 C CN1215551 C CN 1215551C CN 02105710 CN02105710 CN 02105710 CN 02105710 A CN02105710 A CN 02105710A CN 1215551 C CN1215551 C CN 1215551C
Authority
CN
China
Prior art keywords
layer
dual
barrier layer
gas release
projective structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN 02105710
Other languages
Chinese (zh)
Other versions
CN1452234A (en
Inventor
蔡明兴
林俊成
眭晓林
余振华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to CN 02105710 priority Critical patent/CN1215551C/en
Publication of CN1452234A publication Critical patent/CN1452234A/en
Application granted granted Critical
Publication of CN1215551C publication Critical patent/CN1215551C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Abstract

The present invention relates to a double inlaying method for preventing gas release and protruding structures from generating, which comprises: an etching anti-reflecting layer, a second low dielectric constant dielectric layer, a second etching stopping layer and a first low dielectric constant dielectric layer form a channel in the film layer; then, a barrier layer is deposited along the surface of the channel above the anti-reflecting layer; a light resistance pattern is defined on the upper surface of the barrier layer, and the light resistance pattern is used as an etching hood screen, so that the barrier layer, the anti-reflecting layer and the second low dielectric constant dielectric layer are etched to reach the second etching stopping layer so as to form an opening; the barrier layer on the horizontal surface is removed in a dry etching mode, and a first etching stopping layer on the bottom of the channel is also removed; a barrier layer is deposited on the surfaces of the channel and the opening in advance, and then, a conducting layer forms on the barrier layer and backfills the opening and the channel; part of the conducting layer is ground and removed by a chemical machine so as to be smooth, so that rough surfaces of wall surfaces on both sides of the channel are improved and the protruding structures are eliminated.

Description

Block the dual-damascene method that gas release and projective structure produce
Technical field
The invention relates to the formation method of a kind of dual-damascene structure or interlayer hole, particularly produce and prevent the method that sidewall surfaces is coarse about a kind of gas that prevents, utilization forms the barrier layer of layer of metal in the two side walls of porous material irrigation canals and ditches, makes matsurface in the two side walls of irrigation canals and ditches be improved and eliminates bulge-structure.
Background technology
Along with the quick evolution of semiconductor technology, dwindling component size becomes a kind of trend.Therefore, semiconductor technology constantly increases the aggregation density of integrated circuit in the wafer.Element manufactured very closely on the semiconductor with within.Because continuing to increase of encapsulation, the technology of aligning, little shadow becomes more important.Many elements comprise transmission line or structure in order to carry out specific function, show according to test, after the technology of integrated circuit entered the technical field of 0.18 micron even 0.13 micron, the key factor that influences the element operation rate had been converted to resistance-capacitance sluggishness (RC delay) effect of metal interconnecting (Metalinterconnection) from the width of grid.Because of resistance and its sectional area of lead is inversely proportional to, along with the raising of the aggregation density of integrated circuit, the live width and the thickness of metal interconnecting all dwindle thereupon, thereby cause the coupling capacitor between the lead to raise.Therefore after the technology of integrated circuit entered the field of deep-sub-micrometer, the resistance-capacitance sluggishness of metal interconnecting significantly improved, and also therefore influenced the arithmetic speed and the access rate of integrated circuit.In order to improve the aggregation density of integrated circuit, under the condition that live width and line-spacing all should not improve, the material of changing metal interconnecting and interlayer dielectric layer is best selection.Aspect metal interconnecting, metal material changes the copper metal into by original Al-Si-Cu alloy or aluminium copper, except having low-resistance characteristic, have more good anti-electron transfer and good anti-stress, except the operation rate that can improve element, reliability that simultaneously can lift elements.On the other hand, interlayer dielectric layer then must select the material of low-k (Dielectric Constant) to replace original silicon dioxide, to reduce the coupling capacitor between the metal interconnecting.The dielectric constant of silicon dioxide is about 3.9, therefore must choose dielectric constant less than 3.9 dielectric medium as interlayer dielectric layer, can reach the effect that reduces the resistance-capacitance sluggishness, for example: fluorine doped silica (SiOF), organic spin-coating glass (HSQ) or the like.
After the technology of integrated circuit entered 0.1 micron technical field, the low-k material of porous material (dielectric constant is between between 2.0~2.5) was applied among the process for copper.In the technology of integrated circuit, be favourable less than 2.5 porous material (porous) for the integration of integrated circuit technology with low-k (K).But the used dielectric material of technology is easy to generate matsurface in the trench sidewall surface of dual-damascene structure, and disengages gas in follow-up heat treatment process at present.The above-mentioned gas that overflows will cause the structure of convex shape or claim in the irrigation canals and ditches that mushroom-shaped structure (mushroom) is formed at dual damascene (consulting Fig. 1), and be unfavorable for follow-up technology.Cause the main cause of gas ejection may be NH 3Cause in the evaporation of Celsius temperature 100-400 degree.Matsurface in that the two side of irrigation canals and ditches produces also is unfavorable for the covering of subsequent film.
Summary of the invention
Because the shortcoming of above-mentioned prior art, the purpose of this invention is to provide a kind of dual-damascene method, utilization forms the side wall surface of a barrier layer at porous material irrigation canals and ditches with chemistry or physical vaporous deposition, to improve the irrigation canals and ditches roughness and to eliminate above-mentioned convex shape structure.
A kind of dual-damascene method that blocks gas release and projective structure generation of the present invention comprises:
Form first etching stopping layer on wafer;
Form first dielectric layer on this first etching stopping layer;
Form second etching stopping layer on this first dielectric layer;
Form second dielectric layer on this second etching stopping layer;
Form anti-reflecting layer on this second dielectric layer;
Form irrigation canals and ditches among above-mentioned anti-reflecting layer, second dielectric layer, second etching stopping layer and first dielectric layer;
Form a metal barrier layer on the surface and this anti-reflecting layer of above-mentioned irrigation canals and ditches;
Form one and be opened among this metal barrier layer, this anti-reflecting layer, second dielectric layer, and be positioned at the top of described irrigation canals and ditches;
With this metal barrier layer of anisotropic etch process etching, make it residue in the sidewall surfaces of these irrigation canals and ditches;
Form metal material and be beneficial to make dual damascene in these irrigation canals and ditches, opening in above-mentioned second etching stopping layer and backfill; And grind this metal material till arriving at described anti-reflecting layer, to form dual-damascene structure.
Said method is anti-reflecting layer, second dielectric layer with low dielectric constant, second etching stopping layer, first dielectric layer with low dielectric constant to be etched with form irrigation canals and ditches among above-mentioned rete.Afterwards, deposit a barrier layer on the surface and anti-reflecting layer of irrigation canals and ditches.The material of barrier layer can adopt metallic diaphragm to adopt chemical vapour deposition technique to make, and material can be selected Ta, TaN, TiN, WN, TiSiN for use.Define a photoresist pattern in the barrier layer upper surface, it has the opening of broad.Re-using the photoresist pattern is etching mask, and barrier layer, anti-reflecting layer, second dielectric layer with low dielectric constant are carried out etching, till arriving at second etching stopping layer to form an opening.With the barrier layer on the dry ecthing removal horizontal surface, residual rete is positioned at the sidewall surfaces of irrigation canals and ditches afterwards.Above-mentioned steps is removed first etching stopping layer that is positioned at the irrigation canals and ditches bottom in the lump.One barrier layer is deposited on the surface of irrigation canals and ditches and opening in advance, the conductive layer that continues then be formed on the barrier layer and backfill in opening and irrigation canals and ditches.This conductive layer part is removed to reach planarization by cmp, finishes dual-damascene structure.
Description of drawings
Fig. 1 produces the electron micrograph of mushroom-shaped structure for prior art.
Fig. 2 forms the generalized section that anti-reflecting layer, second dielectric layer with low dielectric constant, second etching stopping layer, first dielectric layer with low dielectric constant, first dielectric layer with low dielectric constant pile up rete for the present invention.
Fig. 3 piles up in the rete in Fig. 2 for the present invention forms irrigation canals and ditches, and forms metal barrier layer in the generalized section on irrigation canals and ditches surface.
Fig. 4 forms the generalized section of opening for the present invention.
Fig. 5 carries out the generalized section of etching step for the present invention.
Fig. 6 forms generalized section after the metal double-insert structure for the present invention.
Fig. 7 is the electron micrograph according to dual-damascene structure of the present invention, wherein eliminates mushroom-shaped structure.
Embodiment
The present invention discloses a kind of method that prevents to produce matsurface and convex shape (mushroom) structure on low-k material irrigation canals and ditches surface.Method of the present invention can be used in makes interlayer hole or dual-damascene structure.Referring to Fig. 2, a substrate 2 at first is provided, this substrate 2 can be silicon, GaAs and germanium etc.For example, use a crystal orientation<100〉monocrystalline silicon substrate.Has one or more semiconductor element among this substrate.Yet this is non-to be theme of the present invention, and element or its function and the present invention there is no too big connection, so untired stating.It is formed thereon that above-mentioned wafer or substrate 2 comprise an insulating barrier 4, and a bottom conductive structure 6 is formed among the above-mentioned insulating barrier 4.Deposit first etching stopping layer 8, first dielectric layer with low dielectric constant 10, second etching stopping layer 12, second dielectric layer with low dielectric constant 14 and anti-reflecting layer 16 in regular turn.For an embodiment, anti-reflecting layer 16 can adopt silicon oxynitride material (oxynitride), and etching stopping layer 8,12 can use silicon nitride (SiN), fire sand (SiCN), carborundum (SiC), nitrogen silicon oxide carbide materials such as (SiOCN).
Then see also Fig. 3, by traditional lithography process, utilize photoresist to be etching mask, with anti-reflecting layer 16, second dielectric layer with low dielectric constant 14, second etching stopping layer 12,10 etchings of first dielectric layer with low dielectric constant, to form irrigation canals and ditches 18 among above-mentioned rete, remove photoresist again, as shown in Figure 3.Afterwards, deposit a barrier layer 20 on the surface and anti-reflecting layer 16 of irrigation canals and ditches 18.The material of barrier layer 20 can adopt metallic diaphragm to adopt chemical vapour deposition technique to make, and material can be selected Ta, TaN, TiN, WN, TiSiN for use.This step can be protected the sidewall and the level and smooth coarse sidewall surfaces of irrigation canals and ditches 18.The metal material that chemistry or physical vaporous deposition form has preferable ladder compared to oxide and covers (step coverage), and can utilize metal level to keep the critical dimension of interlayer hole.And generally use oxide also to cause the variation of critical dimension, for example the thickness of oxide layer when sidewall reaches more than 120 dusts, just can block the generation of gas release or projective structure.Utilize mode of the present invention can reduce to below 80 dusts.
Redefine a photoresist pattern 22 again in barrier layer 20 upper surfaces, it has the opening of broad.Re-use photoresist pattern 22 and be etching mask, barrier layer 20, anti-reflecting layer 16, second dielectric layer with low dielectric constant 14 are carried out etching, till arriving at second etching stopping layer 12, so, transferable irrigation canals and ditches pattern is to rete.Then, remove photoresist pattern 22, as shown in Figure 4.
With the barrier layer 20 on the dry ecthing removal horizontal surface, residual rete is positioned at the routine wall surface of irrigation canals and ditches 18, as shown in Figure 5 afterwards.Above-mentioned steps remove in the lump be positioned at irrigation canals and ditches 18 bottoms first etching stopping layer 8 to expose underlying metal 6.Consult Fig. 6, a barrier layer 26 can be deposited on the surface of irrigation canals and ditches 18 and opening 24 in advance, the electric conducting material 28 that continues then be formed on the barrier layer 26 and backfill in opening 24 and irrigation canals and ditches 18.These electric conducting material 28 parts are removed to reach planarization by cmp, finish dual-damascene structure.Above-mentioned electric conducting material 28 can use copper material to make.Advantage of the present invention can prevent the formation of disengaging of gas and projective structure, can prevent the trench sidewall rough surface, consults Fig. 7.In other words, the present invention deposits a metal barrier layer with chemistry or physical vaporous deposition, to cover the porous material wall of dielectric medium, the effect that its ladder covers is good than the oxide of plasma enhanced vapor deposition (PECVD), and will originally coarse wall smoothing.
The present invention with preferred embodiment explanation as above and is familiar with this field skill person, in not breaking away from spiritual scope of the present invention, retouches when doing a little change, and its scope of patent protection is defined by claims.

Claims (10)

1. one kind is blocked the dual-damascene method that gas release and projective structure produce, and it is characterized in that this method comprises:
Form first etching stopping layer on wafer;
Form first dielectric layer on this first etching stopping layer;
Form second etching stopping layer on this first dielectric layer;
Form second dielectric layer on this second etching stopping layer;
Form anti-reflecting layer on this second dielectric layer;
Form irrigation canals and ditches among above-mentioned anti-reflecting layer, second dielectric layer, second etching stopping layer and first dielectric layer;
Form a metal barrier layer on the surface and this anti-reflecting layer of above-mentioned irrigation canals and ditches;
Form one and be opened among this metal barrier layer, this anti-reflecting layer, second dielectric layer, and be positioned at described irrigation canals and ditches top;
With this metal barrier layer of anisotropic etch process etching, make it residue in the sidewall surfaces of these irrigation canals and ditches;
Form metal material and be beneficial to make dual damascene in these irrigation canals and ditches, opening in above-mentioned second etching stopping layer and backfill; And
Grind this metal material up to arriving on the described anti-reflecting layer, to form dual-damascene structure.
2. the dual-damascene method that blocks gas release and projective structure generation according to claim 1 is characterized in that: before forming this metal material, more comprise formation one barrier layer in the surface of these irrigation canals and ditches and this opening.
3. the dual-damascene method that blocks gas release and projective structure generation according to claim 1, it is characterized in that: wherein this metal barrier layer is the TaN chemical vapor deposition layer.
4. the dual-damascene method that blocks gas release and projective structure generation according to claim 1, it is characterized in that: wherein this metal barrier layer is the TiN chemical vapor deposition layer.
5. the dual-damascene method that blocks gas release and projective structure generation according to claim 1, it is characterized in that: wherein this metal barrier layer is the WN chemical vapor deposition layer.
6. the dual-damascene method that blocks gas release and projective structure generation according to claim 1, it is characterized in that: wherein this metal barrier layer is the TiSiN chemical vapor deposition layer.
7. the dual-damascene method that blocks gas release and projective structure generation according to claim 1, it is characterized in that: wherein this metal barrier layer is the Ta chemical vapor deposition layer.
8. the dual-damascene method that blocks gas release and projective structure generation according to claim 1, it is characterized in that: wherein this second etching stopping layer is selected from the group that is made up of silicon nitride, carborundum, fire sand and nitrogen silicon oxide carbide.
9. the dual-damascene method that blocks gas release and projective structure generation according to claim 2 is characterized in that: wherein this barrier layer is to utilize physical vaporous deposition to form.
10. the dual-damascene method that blocks gas release and projective structure generation according to claim 2 is characterized in that: wherein this barrier layer is to utilize chemical vapour deposition technique to form.
CN 02105710 2002-04-12 2002-04-12 Double inlaying method for barriering gas release and generating projective structure Expired - Lifetime CN1215551C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 02105710 CN1215551C (en) 2002-04-12 2002-04-12 Double inlaying method for barriering gas release and generating projective structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 02105710 CN1215551C (en) 2002-04-12 2002-04-12 Double inlaying method for barriering gas release and generating projective structure

Publications (2)

Publication Number Publication Date
CN1452234A CN1452234A (en) 2003-10-29
CN1215551C true CN1215551C (en) 2005-08-17

Family

ID=29220735

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 02105710 Expired - Lifetime CN1215551C (en) 2002-04-12 2002-04-12 Double inlaying method for barriering gas release and generating projective structure

Country Status (1)

Country Link
CN (1) CN1215551C (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102024781A (en) * 2009-09-22 2011-04-20 台湾积体电路制造股份有限公司 Integrated circuit structure

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100511890B1 (en) * 2003-11-10 2005-09-05 매그나칩 반도체 유한회사 method for fabricating semiconductor device
US7465676B2 (en) * 2006-04-24 2008-12-16 Taiwan Semiconductor Manufacturing Company, Ltd. Method for forming dielectric film to improve adhesion of low-k film
CN102386126B (en) * 2010-09-03 2013-10-30 中芯国际集成电路制造(上海)有限公司 Method for manufacturing structure of semiconductor device for forming structure of dual damascene
CN102569167A (en) * 2010-12-16 2012-07-11 中芯国际集成电路制造(北京)有限公司 Method for forming dual damascene structure
CN103000568A (en) * 2011-09-15 2013-03-27 中芯国际集成电路制造(上海)有限公司 Metal interconnection layer manufacturing method
CN110739269B (en) * 2019-10-25 2020-11-20 武汉新芯集成电路制造有限公司 Semiconductor device and method of forming the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102024781A (en) * 2009-09-22 2011-04-20 台湾积体电路制造股份有限公司 Integrated circuit structure
CN102024781B (en) * 2009-09-22 2013-04-17 台湾积体电路制造股份有限公司 Tri-dimensional integrated circuit structure

Also Published As

Publication number Publication date
CN1452234A (en) 2003-10-29

Similar Documents

Publication Publication Date Title
CN100444329C (en) Inlaid structure and its forming method
US8138082B2 (en) Method for forming metal interconnects in a dielectric material
US6913994B2 (en) Method to form Cu/OSG dual damascene structure for high performance and reliable interconnects
CN100576499C (en) The formation method of dual-damascene structure
US6410426B1 (en) Damascene cap layer process for integrated circuit interconnects
US20070232048A1 (en) Damascene interconnection having a SiCOH low k layer
KR100815186B1 (en) Method of fabricating semiconductor device with protrusion type w plug
US6255226B1 (en) Optimized metal etch process to enable the use of aluminum plugs
US6309977B1 (en) Method for the etchback of a conductive material
US5767015A (en) Metal plug with adhesion layer
US7397124B2 (en) Process of metal interconnects
CN1215551C (en) Double inlaying method for barriering gas release and generating projective structure
JP3189970B2 (en) Method for manufacturing semiconductor device
US6399483B1 (en) Method for improving faceting effect in dual damascene process
US6339027B1 (en) Process for borderless stop in tin via formation
CN101661897B (en) Interconnector structure and manufacturing method thereof
KR100909175B1 (en) How to form a dual damascene pattern
US6413856B1 (en) Method of fabricating dual damascene structure
US7901976B1 (en) Method of forming borderless contacts
KR100268515B1 (en) A manufacturing method of contact holes
KR100604528B1 (en) Method for metal interconnection of semiconductor device
KR100547242B1 (en) A method of forming intermetal dielectric layer for preventing void
TW202145338A (en) Dielectric etch stop layer for reactive ion etch (rie) lag reduction and chamfer corner protection
KR100606539B1 (en) Method of fabricating metal layer of semiconductor device
US20050142860A1 (en) Method for fabricating metal wirings of semiconductor device

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term

Granted publication date: 20050817

CX01 Expiry of patent term