CN117063625A - 铁电存储器及其形成方法、电子设备 - Google Patents

铁电存储器及其形成方法、电子设备 Download PDF

Info

Publication number
CN117063625A
CN117063625A CN202180095760.3A CN202180095760A CN117063625A CN 117063625 A CN117063625 A CN 117063625A CN 202180095760 A CN202180095760 A CN 202180095760A CN 117063625 A CN117063625 A CN 117063625A
Authority
CN
China
Prior art keywords
pole
ferroelectric
layer
memory
semiconductor layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202180095760.3A
Other languages
English (en)
Chinese (zh)
Inventor
景蔚亮
黄凯亮
冯君校
王正波
吴颖
许俊豪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN117063625A publication Critical patent/CN117063625A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Memories (AREA)
CN202180095760.3A 2021-06-29 2021-06-29 铁电存储器及其形成方法、电子设备 Pending CN117063625A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2021/103315 WO2023272536A1 (fr) 2021-06-29 2021-06-29 Mémoire ferroélectrique et son procédé de formation, et dispositif électronique

Publications (1)

Publication Number Publication Date
CN117063625A true CN117063625A (zh) 2023-11-14

Family

ID=84690180

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202180095760.3A Pending CN117063625A (zh) 2021-06-29 2021-06-29 铁电存储器及其形成方法、电子设备

Country Status (2)

Country Link
CN (1) CN117063625A (fr)
WO (1) WO2023272536A1 (fr)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6092696B2 (ja) * 2013-04-15 2017-03-08 シャープ株式会社 可変抵抗素子を用いたメモリセル
EP3503200A1 (fr) * 2017-12-22 2019-06-26 IMEC vzw Dispositif de mémoire fe-fet et procédé de programmation d'un tel dispositif
CN109904162A (zh) * 2019-03-08 2019-06-18 成都豆萁集成电路设计有限公司 一种铁电存储器单元及其制造方法
CN109860304A (zh) * 2019-03-29 2019-06-07 中国科学院微电子研究所 一种铁电存储器、铁电存储器的制备方法及控制方法

Also Published As

Publication number Publication date
WO2023272536A1 (fr) 2023-01-05

Similar Documents

Publication Publication Date Title
US10522545B2 (en) Integrated circuit device and method of manufacturing the same
US11244725B2 (en) Apparatuses and methods of forming apparatuses using a partial deck-by-deck process flow
US9171863B2 (en) Methods and apparatuses including strings of memory cells formed along levels of semiconductor material
US11751402B2 (en) Ferroelectric capacitors with backend transistors
US11362140B2 (en) Word line with air-gap for non-volatile memories
CN114664829A (zh) 具有铟镓锌氧化物的双晶体管增益单元存储器
US20220335982A1 (en) Shared vertical digit line for semiconductor devices
US11587931B2 (en) Multiplexor for a semiconductor device
US20190326299A1 (en) Thin-film transistor embedded dynamic random-access memory
US20240121942A1 (en) Memory and forming method thereof, and electronic device
CN117063625A (zh) 铁电存储器及其形成方法、电子设备
CN117546624A (zh) 存储器、存储器的控制方法和形成方法、电子设备
US11380387B1 (en) Multiplexor for a semiconductor device
US20240172450A1 (en) Ferroelectric memory and forming method thereof, and electronic device
WO2024060021A1 (fr) Matrice mémoire tridimensionnelle, mémoire et dispositif électronique
WO2024031438A1 (fr) Réseau de stockage tridimensionnel, mémoire et dispositif électronique
WO2024164632A1 (fr) Réseau de mémoire tridimensionnel et son procédé de préparation, mémoire et dispositif électronique
CN117750777A (zh) 一种三维存储阵列、存储器及电子设备
WO2024113824A1 (fr) Réseau de stockage, mémoire et dispositif électronique
US20230380136A1 (en) Memory devices having vertical transistors and methods for forming the same
US20230062750A1 (en) Memory chiplet having multiple arrays of memory devices and methods of forming the same
CN117678333A (zh) 具有垂直晶体管的存储器装置及其形成方法
CN117616895A (zh) 三维存储装置及其制造方法
CN117598039A (zh) 具有垂直晶体管的存储器装置及其形成方法
KR20230098672A (ko) 3차원 트랜지스터를 갖는 메모리 주변회로 및 그 형성 방법

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination