CN1164093C - Graphics subsystem bypass method and apparatus - Google Patents

Graphics subsystem bypass method and apparatus Download PDF

Info

Publication number
CN1164093C
CN1164093C CNB99816920XA CN99816920A CN1164093C CN 1164093 C CN1164093 C CN 1164093C CN B99816920X A CNB99816920X A CN B99816920XA CN 99816920 A CN99816920 A CN 99816920A CN 1164093 C CN1164093 C CN 1164093C
Authority
CN
China
Prior art keywords
digital
video
analog
video signal
signal
Prior art date
Application number
CNB99816920XA
Other languages
Chinese (zh)
Other versions
CN1367979A (en
Inventor
戴维・E・蔡德勒
戴维·E·蔡德勒
・M・西蒙斯
罗伯特·M·西蒙斯
・A・佩特里
约瑟夫·A·佩特里
Original Assignee
通用仪表公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 通用仪表公司 filed Critical 通用仪表公司
Priority to PCT/US1999/022305 priority Critical patent/WO2001024517A1/en
Publication of CN1367979A publication Critical patent/CN1367979A/en
Application granted granted Critical
Publication of CN1164093C publication Critical patent/CN1164093C/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry
    • H04N5/445Receiver circuitry for displaying additional information
    • H04N5/44508Receiver circuitry for displaying additional information multiplexed with a digital video signal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41Structure of client; Structure of client peripherals
    • H04N21/426Characteristics of or Internal components of the client
    • H04N21/42653Characteristics of or Internal components of the client for processing graphics
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41Structure of client; Structure of client peripherals
    • H04N21/426Characteristics of or Internal components of the client
    • H04N21/42607Characteristics of or Internal components of the client for processing the incoming bitstream
    • H04N21/4263Characteristics of or Internal components of the client for processing the incoming bitstream involving specific tuning arrangements, e.g. two tuners
    • H04N21/42638Characteristics of or Internal components of the client for processing the incoming bitstream involving specific tuning arrangements, e.g. two tuners involving a hybrid front-end, e.g. analog and digital tuners
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry
    • H04N5/46Receiver circuitry for receiving on more than one standard at will

Abstract

本发明提供一种用于将屏上显示(OSD)的图形图像覆盖到模拟或数字视频源信号上的屏上显示子系统。 The present invention provides a display (OSD) graphic image on the screen overlaid on the screen on a digital or analog video source signal display subsystem. 该OSD系统有一视频图形旁路路径(22)和图形旁路开关(24),用于在不需要该OSD子系统将图形插入源信号的时间间隔里引导一模拟视频信道绕过该OSD子系统。 The OSD video graphics system has a bypass path (22) and graphics bypass switch (24), without the need for the graphics subsystem OSD insertion source signal in the time interval of an analog video channel guide bypass the OSD subsystem .

Description

图形子系统旁路方法和设备 Graphics subsystem bypass apparatus and method

技术领域 FIELD

本发明涉及有线电视(CATV)系统。 The present invention relates to cable television (CATV) systems. 更具体地说,本发明属于一种用于旁路一个数字式屏上显示图形插入子系统的方法和设备。 More particularly, the present invention resides in a digital display on a screen bypass method and apparatus for inserting the graphics subsystem for.

背景技术 Background technique

随着模拟视频显示器的广泛使用,产生了与模拟视频数据同时显示图形图像例如文字数字字符或其它图形的需求。 With the widespread use of video displays of analog, analog video data generated and displayed while a graphic image needs e.g. alphanumeric characters or other patterns. 通常这些图形覆盖在从独立的远端信号源例如广播电视传输、视盘、录象带或其它视频源接收到的视频信号上。 Typically these graphics overlaid on the television broadcast transmissions, disc, video tape or other video sources received from the far end signal source such as a separate video signal. 已经公知有各种方法用于在从独立的远端视频源接收到的视频信号上覆盖图形图像。 Various methods have been known for covering a pattern image on the receiver from a separate video source to the distal end of a video signal.

授予Takano的美国专利5,051,817披露了一个在输入视频信号上叠加彩色字符的系统。 Takano awarded US Patent No. 5,051,817 discloses a color overlay characters on the input video signal system. 在该系统中,第一同步分离器分离来自输入视频信号的水平同步脉冲。 In this system, a first sync separator separates the input video signal from the horizontal sync pulse. 一锁相回路(PLL)电路使用这些水平同步脉冲生成一被锁在输入视频信号上的参考时钟信号(P1)。 A phase locked loop (PLL) circuit using the horizontal synchronizing pulses to generate a reference clock signal is locked on the input video signal (P1). 第二同步分离器、一定时脉冲发生器、一色同步选通门电路和一第二PLL电路产生一锁相在输入视频信号上的振荡输出信号。 A second sync separator, a timing pulse generator, the same color burst gate and a second gate circuit generating a PLL circuit locked oscillator output signal on the input video signal. 参考时钟信号和振荡输出信号用于将生成的字符信号与输入视频信号同步。 Character signal with the input video signal and the reference clock signal for generating an oscillating output signal are synchronized. 一转换信号生成器转换控制信号以便只输出输入视频信号,或叠加了彩色字符的输入视频信号。 A switching signal generator outputs the switching control signal so that only the input video signal, the input video signal is superimposed or the color of characters.

授予Zeidler等人的美国专利5,541,666披露了一个在包含一预定的彩色副载波的模拟信号上覆盖数字式字符信号的系统,该副载波包括一副载波锁相回路、一数字式字符产生设备、一数字视频编码器和一开关设备。 U.S. Patent No. 5,541,666 Zeidler et al., Discloses a system covering the alphanumeric characters on analog signal comprises a signal in a predetermined color subcarrier, the subcarrier comprises a subcarrier phase lock loop, a digital character generating device, a a digital video encoder and a switching device. 用户锁相回路分别地产生一彩色副载波和一被锁在模拟视频源系统的彩色副载波上的系统时钟信号。 User phase locked loop generates a system clock signal, respectively, on a color subcarrier and are locked in a system analog video source color subcarrier. 数字式字符生成设备检测模拟视频源信号中的像素信息的水平和垂直定时,并生成要覆盖在模拟视频源的预定像素上的数字式字符信号。 Digital character generating device detects the level of the pixel information in the analog video source and a vertical timing signal, and generates a digital character signal to cover a predetermined pixel on the analog video source. 数字信号编码器负责彩色副载波和系统时钟信号以生成一锁在模拟视频源信号上的单独的彩色副载波。 A digital signal encoder is responsible for the color subcarrier and system clock signal to generate a separate color subcarrier lock on the analog video source signal. 数字视频编码器还将数字式字符信号从数字式字符生成方式转换到一包含了该数字视频编码器生成的彩色副载波的模拟视频输出信号。 Digital video encoder also converts the digital signals from the character generation mode to the alphanumeric characters comprising an analog video output signal from the digital video encoder generates a color subcarrier. 操纵开关就意味着,分别在数字式字符要覆盖或不要覆盖在模拟视频源信号上时,将模拟视频输出信号从数字视频编码器或模拟视频源信号导向该系统的某一输出。 Switch actuating means, respectively, in alphanumeric characters to be covered or not covered on the analog video source signal, the analog video output signal of the output of a guide system or a digital video encoder from an analog video source signal.

这些技术存在一个问题,即可能只在特定的时间间隔中需要将数字式信息插入到模拟视频源中。 There is a problem with these techniques, i.e. you may only need to digital information into an analog video source in a specific time interval. 插入过程必然要减弱视频信号。 Insertion process is bound to weaken the video signal. 在插入数字式信息的时间间隔和没有数字式信息的时间间隔中信号都会减弱。 Digital insertion interval information and time intervals no digital information signal are attenuated.

发明内容 SUMMARY

因此本发明的目的是提供一种方法和装置,用于在视频信号上覆盖图形,并在不要覆盖图形的时间间隔中旁路一个用于在视频信号上覆盖图形的OSD图形子系统。 Therefore object of the present invention is to provide a method and apparatus for covering a pattern on a video signal, and a time not overlay graphic pattern for covering the OSD graphics subsystem the video signal interval on bypass.

通过提供一接收数字视频源信号或将模拟视频源信号转换为数字视频信号的图形子系统,向视频源信号中插入屏上显示(OSD)图形以形成复合数字信号并将其转换为向显示器输出的模拟视频信号,这些目的及其它目的都已实现。 By providing a received digital video signal source or an analog video source signal into a digital video signal, a graphics subsystem, display (OSD) screen on the graphic into the video source signals to form a composite digital signal and converts it into an output to a display analog video signals, these and other objectives have been achieved. 为了在不要覆盖OSD图形的时间间隔中将输入的模拟视频源信号直接输送到显示器,提供了一图形子系统旁路电路。 For the analog video source signal in the input at time intervals not covered OSD graphic directly to the display, the graphics subsystem provides a bypass circuit.

本发明的一个目的是提供一种视频终端,包括:视频输出;存储器;用于将图形存储在存储器中的微处理器;视频图形子系统,该子系统包括:(i)数字视频输入,用于接收第一数字视频信号,(ii)模拟视频输入,用于接收第一模拟视频信号,(iii)模数转换器,用于将第一模拟视频信号转化为第二数字视频信号,(iv)图形插入单元,用于输出由存储器中存储的图形与第一或第二数字视频信号相结合而生成的复合数字视频信号,(v)与图形插入单元相连的数模转换器,该数模转换器用于将复合数字视频信号转化为第二模拟视频信号,以及(vi)与图形插入单元、模数转换器和数字视频输入相连的第一开关;以及与数模转换器和模拟视频输入相连的第二开关,其中,在有图形可以与第一或第二数字视频信号相结合的情况下,微处理控制第一和第二开关,从视频输 An object of the present invention is to provide a video terminal, comprising: a video output; a memory; a microprocessor pattern stored in the memory; video graphics subsystem, the subsystem comprising: (i) digital video input, with to receiving the first digital video signal, (ii) an analog video input for receiving a first analog video signal, (iii) analog to digital converter for converting a first analog video signal into a second digital video signal, (iv ) pattern insertion unit for storing composite digital video signal output from the graphics memory combined with the first or second digital video signal is generated, (v) and graphics into digital to analog converter unit connected to the digital to analog converter for a composite digital video signal into a second analog video signal, and a first switch (vi) the pattern insertion unit, and analog to digital converter coupled to the digital video input; and a digital to analog converter coupled to the analog video input and a second switch, wherein, in the graphics may be combined with the first or second digital video signal, the microprocessor controls the first and second switches from video input 中输出第二模拟视频信号;在没有图形可以与第一或第二数字视频信号相结合的情况下,微处理器控制第二开关,从视频输出中输出第一模拟视频信号。 The output of the second analog video signal; without a pattern may be combined with the first or second digital video signal, the microprocessor controls the second switch, a first analog video signal output from the video output.

本发明的另一个目的是提供一种视频终端,其中,在视频终端调谐到数字信道时,第一开关将第一数字视频信号送到图形插入单元;在视频终端调谐到模拟信道时,第一开关将第二数字视频信号送到图形插入单元。 Another object of the present invention is to provide a video terminal, wherein, when the terminal tunes to a digital video channel, a first switch signal to the first digital video pattern insertion unit; video terminal tunes to the analog channel, the first a second switch to a digital video signal pattern insertion unit.

本发明还有一个目的是提供一种视频终端,其中,从视频输出中输出的第一模拟视频信号不会被模数转换器、图形插入单元以及数模转换器降低质量。 Another object of the present invention to provide a video terminal, wherein the first analog video signal output from the video output will not be lowered by mass insertion unit and a digital analog-pattern.

附图说明 BRIEF DESCRIPTION

下面将参照下列附图以示例方式描述本发明,附图中:图1是根据本发明的包含图形子系统旁路的系统的结构框图。 In the exemplary embodiment of the present invention will now be described with reference to the following drawings in which: FIG. 1 is a block diagram comprising a graphics subsystem bypass system according to the invention.

图2是图1中的系统的操作流程图。 FIG 2 is a flowchart of the operation of the system of FIG.

具体实施方式 detailed description

图1是一机顶终端10的结构图。 FIG 1 is a configuration diagram of a settop terminal 10. 该机顶终端包含与一社区有线电视(CATV)网引入的线缆相连的调谐器12。 Top terminal comprising a community cable (CATV) network cable is connected to the introduction of a tuner 12. 一开关14与调谐器12的输出相连。 A switch output 14 of the tuner 12 is connected. 本领域的技术人员可以理解的是,开关14也可以根据需要由一分路器替代。 Those skilled in the art will be appreciated that the switch 14 may be replaced by a splitter as needed. 开关14的输出15、17被分别连接到一模拟视频路径19和一数字视频路径21。 15, 17 of the output switch 14 are connected to an analog video path 19 and a digital video path 21. 一模拟信道视频解调器16通过模拟视频路径19连接到第一开关输出15。 An analog channel video demodulator 16 output 19 is connected to a first switch 15 through the analog video path. 本领域的技术人员可以理解的是,在线缆输入的是扰频信号的系统中,模拟信道视频解调器16也可以根据需要包含一反扰频器。 Those skilled in the art will appreciate that, in the cable system are scrambled input signal, the analog channel video demodulator 16 may be a descrambler contained as necessary.

一数字信道解调器18通过数字视频路径21连接到第二开关输出17。 A digital channel demodulator 18 is connected via a digital video path 21 to the second output switch 17. 本领域的技术人员可以理解的是,为了在有加密数字信息通过调谐器12的系统中使用,数字信道解调器18也可以根据需要包含一解密器。 Those skilled in the art will appreciate that, in order to use the encrypted digital information system through the tuner 12, the digital channel demodulator 18 may also comprise a decryption as needed. 一“运动图象专家组”(MPEG)解码器20在数字视频路径21中与数字信道解调器18相连。 A "Moving Picture Experts Group" (the MPEG) decoder 20 connected to a digital video path 21 with the digital channel demodulator 18. 模拟视频路径19和数字视频路径21都与一屏上显示(OSD)图形子系统40连接。 Analog video and digital video path 19 and the path 21 are an on-screen display (OSD) graphics subsystem 40 is connected.

屏上显示(OSD)图形子系统40包括一模数(A/D)转换器42,它连接到模拟视频路径19和一具有两路输入45、47的开关43。 Display (OSD) graphics subsystem 40 comprises an analog to digital (A / D) converter 42, which is connected to the analog video path 19 and 43 having two inputs 45, 47 of the switch panel. 输入45、47分别与模数(A/D)转换器42和MPEG解密器20相连。 45, 47, respectively input analog to digital (A / D) converter 42 connected to the descrambler 20 and the MPEG. 屏上显示(OSD)图形子系统40还包括一OSD插入单元44,它被连接到开关输出49,以及一数模(D/A)转换器46。 On-screen display (OSD) graphics subsystem 40 further includes an OSD insertion unit 44, which is connected to the output of the switch 49, and a digital to analog (D / A) converter 46. 数模转换器46与OSD插入单元44和输出50相连。 DAC 46 and the OSD insertion unit 44 and connected to the output 50. 屏上显示(OSD)图形子系统40以及模数转换器42、开关43、OSD插入单元44和数模转换器46即构成一单独芯片或芯片组,例如ATI Technologies Rage Pro和RageTheatre。 On-screen display (OSD) graphics subsystem 40 and the analog to digital converter 42, a switch 43, OSD insertion unit 44 and a digital-analog converter 46 constitute a single chip or chip set, for example, and ATI Technologies Rage Pro RageTheatre. 应理解其它厂商也提供具备这些功能的类似芯片和芯片组。 It should be understood other vendors also offer similar chip and chip set with these functions. 在此可以使用任何具备这些功能的合适的芯片或芯片组。 Herein may use any suitable chip or chipset have these features.

一具备两路输入56、54的图形旁路开关24被连接到OSD图形子系统输出50以及一OSD旁路路径22。 A pattern includes two inputs 56, 54 of the bypass switch 24 is connected to the OSD graphics subsystem 50 and an output OSD bypass path 22. 旁路路径22从模拟视频路径19延伸到图形旁路开关输入54。 A bypass path 22 extending from path 19 to an analog video input graphics bypass switch 54. 图形旁路开关输出58提供了一视频输出60。 Graphics output bypass switch 58 provides a video output 60. 存储器52被连接到OSD图形子系统40。 The memory 52 is connected to the OSD graphics subsystem 40. 并且,有一微处理器26用于选择性地控制上述每个元件。 And, a microprocessor 26 for selectively controlling each of the elements.

图2描述了图1中系统10的一般操作。 Figure 2 depicts the general operation of the system 10 of FIG. 1. 首先,一来自调谐器12的输入信道被分离或切换。 First, an input channel from the tuner 12 is separated or switch. 然后,微处理器26确定该信道是数字的或模拟的。 Then, the microprocessor 26 determines that the channel is digital or analog. 如果是数字信道,就通过微处理器控制的开关14启动解调和MPEG解码进程,随后是屏上显示插入进程将OSD信息插入到数字视频输入中。 If a digital channel, it is controlled by the microprocessor 14 activates switch the demodulation process and an MPEG decoder, followed by a display OSD information insertion process to insert digital video input on the screen. 在OSD插入进程之后,同时包含了数字视频和图形插入信息的视频信号在数模转换器46中被转换成模拟信号并输入到标准显示器。 After the OSD insertion process, contains a digital to analog converter 46 is converted into an analog signal in a digital video signal into video and graphic information and is input to the standard display. 回到图2的顶部,如果信道是模拟的,则通过微处理器控制的开关14引导到模拟路径19。 Back to top of FIG. 2, if the channel is analog, the guide path 19 to the analog switch 14 is controlled by a microprocessor. 然后信号通过OSD图形子系统,或者微处理器26激活一旁路,将解调的输入信道直接引导到视频输出60以显示在标准显示器上。 Then a bypass activation signal through the OSD graphics subsystem, or the microprocessor 26, the demodulated input channel guide 60 directly to the video output for display on a standard monitor.

现在参照图1详细地描述系统操作。 Referring now to Figure 1 is described in detail with system operation. 存储器52包含了被微处理器26存储的数字形式的OSD图形图像信息。 The memory 52 contains the OSD graphic image information in digital form to the microprocessor 26 stores. 可以理解的是,该信息可能被微处理器26修改以便在视频输出60上显示不同的OSD图形图像。 It will be appreciated that the information may be modified by the microprocessor 26 to display different graphical OSD image on the video output 60. 前置终端10通过能选择所需信道的调谐器12从CATV网络接收到线缆输入。 Pre received by the terminal 1012 can select the desired channel from the tuner to the CATV network cable input. 基于所选的信道是模拟的或数字的,开关14通过模拟视频路径19将所选信道引导到模拟信道视频解调器16,或者通过数字视频路径21引导到数字信道解调器18。 Based on the selected channel is an analog or digital switch 14 through the analog video path 19 to guide the selected channel to an analog channel video demodulator 16, the digital video or the guide path 21 to the digital channel demodulator 18. 以下称数字信道和模拟信道。 Hereinafter referred to as digital channels and analog channels. 数字信道通常包含MPEG压缩视频,而模拟信道通常包含图象信号,如NTSC或PAL或其它标准信号。 Digital channel typically comprises MPEG-compressed video, the channel typically comprises an analog video signal, such as NTSC or PAL or other standard signals. 但可以理解的是,这些信道都可以传输模拟和数字形式的其它信息内容。 It will be understood that these channels can transmit analog content and other information in digital form.

模拟信道视频解调器16用于解调模拟信道,并可根据需要用于反扰频任何被扰频的模拟视频信号。 Analog channel video demodulator 16 for demodulating analog channel, and in accordance with a need for descrambling any analog video signal is scrambled. 已解调的模拟视频信号从模拟信道视频解调器16沿视频路径19被输送到图形旁路路径22和OSD图形子系统40。 Demodulated analog video signal is delivered from the analog channel video demodulator 16 along path 19 to the video graphics bypass path 22 and the OSD graphics subsystem 40.

数字信道解调器18用于解调数字信道,并可根据需要解密任何加密的数字信号。 Digital channel demodulator 18 for demodulating the digital channels, and decrypt any encrypted digital signal as needed. 已解调的数字信号从数字信道解调器18沿数字视频路径21被输送到MPEG解码器20。 Demodulated digital signal from the digital channel demodulator 18 along the digital video path 21 is conveyed to the MPEG decoder 20. 可以理解的是,尽管解码器20示例为MPEG解码器,其它数字压缩技术也可以在此运用并相应地解码。 It will be appreciated that, although an example of the decoder 20 is an MPEG decoder, other digital compression techniques may also be employed herein and correspondingly decoded. MPEG解码器20用于将MPEG编码信号解码为纯数字视频信号,然后送入OSD图形子系统40。 MPEG decoder 20 for decoding the MPEG encoded signal is a pure digital video signal is then fed OSD graphics subsystem 40.

来自MPEG解码器20的数字视频信号被送入第二开关输入47。 The digital video signal from the MPEG decoder 20 is fed to the second input switch 47. 当调谐器12被调到模拟信道时,微处理器26在所选的时间间隔里操纵开关43将经模数转换的视频信号送入OSD插入单元44。 When the tuner 12 is tuned to an analog channel, the microprocessor 26 at a selected time interval after the operation switch 43 is fed to the video signal analog-digital conversion of the OSD insertion unit 44. 当调谐器12被调到数字信道时,微处理器26在所选的时间间隔里操纵开关43将来自MPEG解码器20的数字视频信号送入OSD插入单元。 When the tuner 12 is tuned to a digital channel, the microprocessor 26 to manipulate the selected time intervals the switch 43 from the MPEG decoder 20 is fed to a digital video signal OSD insertion unit. 依开关的位置,OSD插入单元44将来自数字视频路径21的数字视频信号或者来自模拟视频路径19的数字化的模拟视频信号与预先存储在存储器52中的所需的OSD图形混合起来。 Depending on position of the switch, the OSD insertion unit 44 from the digital video path 21 or the digital video signal required for the OSD graphic memory 52 mixed analog video signal from the previously stored digitized analog video path 19. 然后该混合的或复合的信号被送入数模转换器46以转换成模拟信号,它包含了来自调谐器12和从存储器52插入的OSD图形的数字或模拟视频源信号。 Then the mixed or composite signal is sent to digital to analog converter 46 into an analog signal, which contains digital or analog video source signal from the tuner 12 and the memory 52 is inserted from the OSD graphics. 存储器52还用于临时存储模数、数模信息和来自OSD插入单元44的数据。 The memory 52 is also used for temporary storage modulus, the number of analog information and data from the OSD insertion unit 44.

微处理器26控制图形旁路开关24,将视频输出60在图形旁路路径22和OSD图形子系统输出50之间切换。 The microprocessor 26 controls the graphics bypass switch 24, the video output of the graphics bypass path 60 and the OSD graphics subsystem 22 to switch between the output 50. 可以认识到,由于模数和数模转换器42、46的使用,OSD图形子系统会减弱视频输出60的信号质量。 Can be appreciated, since the use of analog to digital and a digital 42, 46, the OSD graphics subsystem will weaken the quality of the video output signal 60. 因此,当没有OSD图形与模拟信道混合时,旁路路径22就用于将模拟视频信号直接传送到视频输出60,这就不会有OSD图形子系统40带来的信号减弱。 Therefore, when the OSD pattern is not mixed with the analog channel, the bypass path 22 is used for analog video signals directly to the video output 60, which does not attenuate the signal brought OSD graphics subsystem 40.

本发明的一个优点是在不需要将OSD图形与模拟信号混合的时间间隔里,模拟视频信号能直接送到视频输出60,而不会因为OSD图形子系统中的信号转换减弱信号。 One advantage of the present invention is not required OSD graphic time interval the analog signal mixing, the analog video signal directly to the video output 60, and not because the signal conversion subsystem weakened OSD graphic signal.

Claims (3)

1.一种视频终端,包括:(a)视频输出;(b)存储器;(c)用于将图形存储在存储器中的微处理器;(d)视频图形子系统,该子系统包括:(i)数字视频输入,用于接收第一数字视频信号;(ii)模拟视频输入,用于接收第一模拟视频信号;(iii)模数转换器,用于将第一模拟视频信号转化为第二数字视频信号;(iv)图形插入单元,用于输出由存储器中存储的图形与第一或第二数字视频信号相结合而生成的复合数字视频信号;(v)与图形插入单元相连的数模转换器,该数模转换器用于将复合数字视频信号转化为第二模拟视频信号;以及(vi)与图形插入单元、模数转换器和数字视频输入相连的第一开关;以及(e)与数模转换器和模拟视频输入相连的第二开关,其中,在有图形可以与第一或第二数字视频信号相结合的情况下,微处理控制第一和第二开关,从视频输出中输出第二 A video terminal, comprising: (a) video output; (b) a memory; (c) for the microprocessor of the graphics stored in the memory; (d) video graphics subsystem that includes :( i) digital video input for receiving a first digital video signal; (ii) an analog video input for receiving a first analog video signal; (iii) analog to digital converter for converting a first analog video signal into a first second digital video signal; (iv) insertion unit pattern, a composite digital video signal output from the combination pattern stored in the memory of the first or second digital video signal is generated; number (v) insertion unit connected with the pattern analog converter, the digital to analog converter for digital composite video signal into a second analog video signal; and a first switch (vi) the pattern insertion unit, and analog to digital converter connected to the input digital video; and (e) a second switch connected to the input analog video and digital to analog converter, wherein, in the graphics may be combined with the first or second digital video signal, the microprocessor controls the first and second switches, the output from the video The second output 模拟视频信号;在没有图形可以与第一或第二数字视频信号相结合的情况下,微处理器控制第二开关,从视频输出中输出第一模拟视频信号。 Analog video signal; without pattern may be combined with the first or second digital video signal, the microprocessor controls the second switch, a first analog video signal output from the video output.
2.根据权利要求1的视频终端,其特征在于,在视频终端调谐到数字信道时,第一开关将第一数字视频信号送到图形插入单元;在视频终端调谐到模拟信道时,第一开关将第二数字视频信号送到图形插入单元。 Video terminal according to claim 1, wherein, when the terminal tunes to a digital video channel, a first switch signal to the first digital video pattern insertion unit; when the terminal tunes to an analog video channel, a first switch a second digital video signal is supplied to the pattern insertion unit.
3.根据权利要求1的视频终端,其特征在于,从视频输出中输出的第一模拟视频信号不会被模数转换器、图形插入单元以及数模转换器降低质量。 Video terminal according to claim 1, wherein the first analog video signal output from the video output will not be lowered by mass insertion unit and a digital analog-pattern.
CNB99816920XA 1999-09-27 1999-09-27 Graphics subsystem bypass method and apparatus CN1164093C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/US1999/022305 WO2001024517A1 (en) 1999-09-27 1999-09-27 Graphics subsystem bypass method and apparatus

Publications (2)

Publication Number Publication Date
CN1367979A CN1367979A (en) 2002-09-04
CN1164093C true CN1164093C (en) 2004-08-25

Family

ID=22273689

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB99816920XA CN1164093C (en) 1999-09-27 1999-09-27 Graphics subsystem bypass method and apparatus

Country Status (6)

Country Link
CN (1) CN1164093C (en)
AU (1) AU6163599A (en)
BR (1) BR9917505A (en)
DE (1) DE19983982T1 (en)
GB (1) GB2370444B (en)
WO (1) WO2001024517A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7352954B2 (en) * 2003-02-21 2008-04-01 Lg Electronics Inc. Apparatus and method for displaying on-screen display image in compound video device
US7075543B2 (en) * 2003-07-08 2006-07-11 Seiko Epson Corporation Graphics controller providing flexible access to a graphics display device by a host

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5541666A (en) * 1994-07-06 1996-07-30 General Instrument Method and apparatus for overlaying digitally generated graphics over an analog video signal
CA2156871C (en) * 1994-09-09 2005-04-05 Thomas Patrick Newberry Unified program guide interface
US5638112A (en) * 1995-08-07 1997-06-10 Zenith Electronics Corp. Hybrid analog/digital STB
US6226047B1 (en) * 1997-05-30 2001-05-01 Daewoo Electronics Co., Ltd. Method and apparatus for providing an improved user interface in a settop box

Also Published As

Publication number Publication date
DE19983982T0 (en)
DE19983982T1 (en) 2002-12-05
GB2370444B (en) 2003-10-08
WO2001024517A1 (en) 2001-04-05
GB2370444A (en) 2002-06-26
AU6163599A (en) 2001-04-30
BR9917505A (en) 2002-06-04
GB0207050D0 (en) 2002-05-08
CN1367979A (en) 2002-09-04

Similar Documents

Publication Publication Date Title
KR100195364B1 (en) Field synchronization system maintaining interlace integrity
US7460173B2 (en) Method and apparatus for synchronizing audio and video data
EP1265439B1 (en) Video signal processing system with auxiliary information processing capability
CN1110201C (en) Method and apparatus for scrambling and descrambling of video signals
JP4901970B2 (en) Display device
US5534941A (en) System for dynamic real-time television channel expansion
JP4428877B2 (en) Display control device
KR100542639B1 (en) Apparatus and method for transfering EPG, apparatus &method for receiving EPG, EPG transfering/receiving system and method and providing medium
US5889564A (en) Subtitle colorwiping and positioning method and apparatus
CN1150752C (en) System and method for changing program guide format
CA2241457C (en) High definition television for simultaneously displaying plural images contained in broadcasting signals of mutually different broadcasting systems
KR100419838B1 (en) Receiving device and receiving method
DE60103511T2 (en) Method and device for simultaneous recording and playback of two different video programs
US5485221A (en) Subscription television system and terminal for enabling simultaneous display of multiple services
US5715515A (en) Method and apparatus for downloading on-screen graphics and captions to a television terminal
DE69637052T2 (en) Coding / decoding of subtitles
US5301028A (en) Method and apparatus for displaying channel identification information
DE60002433T2 (en) Monitor or television receiver with a second analogue signal way to display osd signals from external sources
US6784945B2 (en) System and method for providing fast acquire time tuning of multiple signals to present multiple simultaneous images
EP0508654B1 (en) Virtual channels for a multiplexed analog component (MAC) television system
DE60103510T2 (en) Method and device for simultaneous recording and playback of two different video programs
US7061544B1 (en) Digital television receiver for receiving a digital television broadcast signal and simultaneously displaying a video picture and information contained therein
KR100255106B1 (en) Method and apparatus for encoding a video signal having multi-language capabilities
US6901207B1 (en) Audio/visual device for capturing, searching and/or displaying audio/visual material
EP1316212B1 (en) System and method for providing recording function when program information is unavailable or incomplete

Legal Events

Date Code Title Description
C06 Publication
C10 Entry into substantive examination
C10 Entry into substantive examination
C14 Grant of patent or utility model
C19 Lapse of patent right due to non-payment of the annual fee