CN115543888B - Airborne test system based on MiniVPX framework - Google Patents
Airborne test system based on MiniVPX framework Download PDFInfo
- Publication number
- CN115543888B CN115543888B CN202211126299.6A CN202211126299A CN115543888B CN 115543888 B CN115543888 B CN 115543888B CN 202211126299 A CN202211126299 A CN 202211126299A CN 115543888 B CN115543888 B CN 115543888B
- Authority
- CN
- China
- Prior art keywords
- board
- board card
- module
- trigger
- main control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4081—Live connection to bus, e.g. hot-plugging
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B64—AIRCRAFT; AVIATION; COSMONAUTICS
- B64F—GROUND OR AIRCRAFT-CARRIER-DECK INSTALLATIONS SPECIALLY ADAPTED FOR USE IN CONNECTION WITH AIRCRAFT; DESIGNING, MANUFACTURING, ASSEMBLING, CLEANING, MAINTAINING OR REPAIRING AIRCRAFT, NOT OTHERWISE PROVIDED FOR; HANDLING, TRANSPORTING, TESTING OR INSPECTING AIRCRAFT COMPONENTS, NOT OTHERWISE PROVIDED FOR
- B64F5/00—Designing, manufacturing, assembling, cleaning, maintaining or repairing aircraft, not otherwise provided for; Handling, transporting, testing or inspecting aircraft components, not otherwise provided for
- B64F5/60—Testing or inspecting aircraft components or systems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/20—Cooling means
- G06F1/203—Cooling means for portable computers, e.g. for laptops
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Human Computer Interaction (AREA)
- Manufacturing & Machinery (AREA)
- Transportation (AREA)
- Aviation & Aerospace Engineering (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
Description
技术领域technical field
本发明涉及飞机机载测试系统技术领域。The invention relates to the technical field of aircraft airborne test systems.
背景技术Background technique
当前机载测试系统具有测试参数种类多、测试记录数据量大、机载环境重复使用、数据处理工作量大的特点,在机载测试系统中,测试系统的尺寸越来越受到关注,传统的机载测试系统普遍存在体积大的问题,在缩减体积的同时,也需要考虑带来的散热问题和存储容量问题,保证测试系统能够适应大频度的试飞测试工作。The current airborne test system has the characteristics of many types of test parameters, large amount of test record data, repeated use of the airborne environment, and heavy data processing workload. In the airborne test system, the size of the test system has attracted more and more attention. The traditional The airborne test system generally has the problem of large volume. While reducing the volume, it is also necessary to consider the heat dissipation and storage capacity issues to ensure that the test system can adapt to high-frequency flight test work.
传统的机载测试系统是以PXI和VPX为架构的,存在着体积大,不利于便携移动的问题,同时,传统的机载测试系统不是采用高速总线进行数据传输的。The traditional airborne test system is based on PXI and VPX, which has the problem of large size and is not conducive to portability. At the same time, the traditional airborne test system does not use high-speed bus for data transmission.
发明内容Contents of the invention
本发明提供一种基于MiniVPX构架的机载测试系统,解决现有机载测试系统体积大的问题。The invention provides an airborne test system based on the MiniVPX framework, which solves the problem of large volume of the existing airborne test system.
为实现上述目的,本发明提供了如下几个方案:To achieve the above object, the present invention provides the following solutions:
一种基于MiniVPX架构的机载测试系统,所述测试系统包括背板、主控板卡、功能板卡、电源板卡、存储板卡、转接板卡和触发板卡;An airborne test system based on the MiniVPX architecture, the test system includes a backplane, a main control board, a function board, a power supply board, a storage board, an adapter board and a trigger board;
所述背板包括双槽位接口单元、单槽位接口单元、PCIe总线、SMBus总线和SATA总线;The backplane includes a double-slot interface unit, a single-slot interface unit, a PCIe bus, an SMBus bus and a SATA bus;
所述双槽位接口单元包括主控槽接口、电源槽接口和转接槽接口;The dual-slot interface unit includes a main control slot interface, a power supply slot interface and an adapter slot interface;
所述单槽位接口单元包括功能槽接口、存储槽接口和触发槽接口;The single-slot interface unit includes a function slot interface, a storage slot interface and a trigger slot interface;
所述主控板卡嵌入在所述主控槽接口内,所述电源板卡嵌入在所述电源槽接口内,所述存储板卡嵌入在所述存储槽接口内,所述触发板卡嵌入在所述触发槽接口内,所述功能板卡嵌入在所述功能槽接口内,所述转接板卡嵌入在所述转接槽接口内;The main control board is embedded in the interface of the main control slot, the power supply board is embedded in the interface of the power slot, the storage board is embedded in the interface of the storage slot, and the trigger board is embedded in the In the trigger slot interface, the function board is embedded in the function slot interface, and the adapter board is embedded in the adapter slot interface;
所述主控板卡通过所述PCIe总线与所述功能板卡的数据端连接,用于控制功能板卡完成数据的采集,并对所述数据进行测试和处理,所述主控板卡还通过所述SMBus总线与所述功能板卡的辅助数据端连接,用于实现辅助数据的传输;The main control board is connected to the data terminal of the functional board through the PCIe bus, and is used to control the functional board to complete data collection, and to test and process the data. The main control board also Connecting with the auxiliary data terminal of the functional board through the SMBus bus to realize the transmission of auxiliary data;
所述存储板卡通过所述SATA总线与所述主控板卡连接,用于实现数据的存储;The storage board is connected to the main control board through the SATA bus to realize data storage;
所述主控板卡通过所述背板上的Aurora协议与所述触发板卡连接,用于控制触发板卡的触发;The main control board is connected with the trigger board through the Aurora protocol on the backboard, and is used to control the triggering of the trigger board;
所述电源板卡通过所述背板与所述主控板卡、功能板卡、存储板卡和触发板卡连接,用于为主控板卡、功能板卡、存储板卡、转接板卡和触发板卡提供工作电源。The power supply board is connected to the main control board, function board, storage board and trigger board through the backplane, and is used for the main control board, function board, storage board and adapter board Card and trigger board provide working power.
进一步,还有一种优选实施例,上述主控板卡包括核心板、主控载板接口模块、主控载板核心主控模块、MiniVPX连接器和主控载板电源模块;Further, there is also a preferred embodiment, the above-mentioned main control board includes a core board, a main control carrier board interface module, a main control carrier board core main control module, a MiniVPX connector and a main control carrier board power module;
所述核心板通过所述主控载板接口模块与所述MiniVPX连接器连接,实现数据交互;The core board is connected with the MiniVPX connector through the main control carrier board interface module to realize data interaction;
所述核心板通过所述主控载板接口模块与所述主控载板核心主控模块连接,实现数据交互;The core board is connected to the core main control module of the main control carrier board through the interface module of the main control carrier board to realize data interaction;
所述核心板还通过所述主控载板模块与所述MiniVPX连接器连接,实现数据交互。The core board is also connected to the MiniVPX connector through the main control carrier board module to realize data interaction.
进一步,还有一种优选实施例,上述主控载板接口模块包括以太网变压器、USBBuffer、PTN3363和FT232;Further, there is also a preferred embodiment, the above-mentioned main control carrier board interface module includes an Ethernet transformer, USBBuffer, PTN3363 and FT232;
所述核心板通过所述以太变压器与所述转接板卡连接,利用千兆网口实现数据交互;The core board is connected to the adapter board through the Ethernet transformer, and uses a Gigabit Ethernet port to realize data interaction;
所述核心板通过所述USB Buffer与所述MiniVPX连接器的USB接口连接,实现数据交互;The core board is connected with the USB interface of the MiniVPX connector through the USB Buffer to realize data interaction;
所述核心板通过所述PTN3363与所述MiniVPX连接器的HDMI接口连接,实现数据交互;The core board is connected with the HDMI interface of the MiniVPX connector through the PTN3363 to realize data interaction;
所述核心板通过所述FT232与所述主控载板核心主控模块连接,实现数据交互。The core board is connected to the core main control module of the main control carrier board through the FT232 to realize data interaction.
进一步地,还有一种优选实施例,上述测试系统还包括前面板组件,所述前面板组件包括若干个前面板,分别与所述主控板卡、功能板卡、电源板卡、存储板卡、触发板卡和转接板卡连接;Further, there is also a preferred embodiment, the above-mentioned testing system also includes a front panel assembly, and the front panel assembly includes several front panels, which are respectively connected to the main control board, function board, power supply board, and storage board. , Trigger board and adapter board connection;
转接板卡将转接接口转接在所述转接板卡的前面板上。The adapter board transfers the adapter interface on the front panel of the adapter board.
进一步,还有一种优选实施例,上述存储板卡包括助拔器、固态硬盘、导冷槽、电源槽和数据槽;Further, there is also a preferred embodiment, the above-mentioned storage board includes a puller, a solid-state hard disk, a cooling slot, a power slot, and a data slot;
所述助拔器设置在所述存储板卡的侧面,用于方便存储板卡的插拔;The extraction aid is arranged on the side of the storage board for facilitating the insertion and removal of the storage board;
所述数据槽用于数据的缓存,并将所述数据发送给所述固态硬盘进行存储;The data slot is used for caching data, and the data is sent to the solid-state hard disk for storage;
所述电源槽为所述数据槽和所述固态硬盘提供工作电源;The power supply slot provides working power for the data slot and the solid-state hard disk;
所述导冷槽设置在所述固态硬盘的周围,用于实现散热。The cooling groove is arranged around the solid state hard disk for heat dissipation.
进一步,还有一种优选实施例,上述功能板卡为RS485总线通讯组件或ARINC429总线通信组件;Further, there is also a preferred embodiment, the above-mentioned functional board is an RS485 bus communication component or an ARINC429 bus communication component;
所述RS485总线通讯组件用于采集和发送RS485通讯数据;The RS485 bus communication component is used for collecting and sending RS485 communication data;
所述ARINC429总线通信组件用于采集和发送ARINC429通讯数据。The ARINC429 bus communication component is used for collecting and sending ARINC429 communication data.
进一步,还有一种优选实施例,上述ARINC429总线通信组件包括FPGA模块、ARINC429协议芯片、驱动芯片和供电电路模块;Further, there is also a preferred embodiment, the above-mentioned ARINC429 bus communication assembly includes an FPGA module, an ARINC429 protocol chip, a driver chip and a power supply circuit module;
所述FPGA模块连接所述ARINC429协议芯片,用于为所述协议芯片提供参数初始化配置;The FPGA module is connected to the ARINC429 protocol chip for providing parameter initialization configuration for the protocol chip;
所述ARINC429协议芯片连接所述FPGA模块,用于通过所述驱动芯片实现数据发送功能,以及用于接收数据;The ARINC429 protocol chip is connected to the FPGA module, and is used to realize the data sending function through the driver chip, and to receive data;
所述供电电路模块用于为所述FPGA模块、协议芯片和驱动芯片供电。The power supply circuit module is used to supply power to the FPGA module, the protocol chip and the driver chip.
进一步,还有一种优选实施例,上述触发板卡包括电源模块、时钟分发模块、控制模块、储存模块、接口模块和连接器;Further, there is another preferred embodiment, the trigger board includes a power supply module, a clock distribution module, a control module, a storage module, an interface module and a connector;
所述接口模块的触发总线单元包括触发总线、CPU板卡、触发板卡和至少两个功能板卡;The trigger bus unit of the interface module includes a trigger bus, a CPU board, a trigger board and at least two function boards;
所述至少两个功能板卡串联连接,功能板卡依次发送触发信号至下一个功能板卡,最后一个功能板卡向所述CPU板卡发送触发信号,第一个功能板卡用于响应所述触发板卡发送的触发信号;The at least two function boards are connected in series, the function boards send trigger signals to the next function board in turn, the last function board sends trigger signals to the CPU board, and the first function board is used to respond to all The trigger signal sent by the trigger board;
所述CPU板卡、触发板卡和功能板卡分别与所述触发总线进行信息交互;The CPU board, the trigger board and the function board perform information interaction with the trigger bus respectively;
所述CPU板卡用于向所述触发板卡发送控制信号;The CPU board is used to send a control signal to the trigger board;
所述触发板卡用于向所述第一个功能板卡发送触发信号,并且还通过星型连接的方式分别向所有功能板卡发送触发信号。所述最后一个功能板卡通过点对点连接的方式向所述CPU板卡发送触发信号,所述CPU板卡通过点对点连接的方式向所述触发板卡发送触发信号,所述触发板卡通过星型连接的方式向所述CPU板卡发送触发信号。The trigger board is used to send a trigger signal to the first function board, and also send trigger signals to all function boards through a star connection. The last functional board sends a trigger signal to the CPU board through a point-to-point connection, and the CPU board sends a trigger signal to the trigger board through a point-to-point connection, and the trigger board sends a trigger signal to the trigger board through a star The connection mode sends a trigger signal to the CPU board.
所述电源模块用于为所述时钟分发模块、控制模块和储存模块供电;The power supply module is used to supply power to the clock distribution module, the control module and the storage module;
所述时钟分发模块与所述连接器进行信息交互,用于将接收到的时钟信号进行多路转发至每个所述功能板卡;The clock distribution module performs information interaction with the connector, and is used to multiplex forward the received clock signal to each of the function boards;
所述控制模块用于通过所述接口模块与所述连接器进行信息交互,用于控制所述时钟分发模块的时钟源的切换;The control module is used to perform information interaction with the connector through the interface module, and is used to control the switching of the clock source of the clock distribution module;
所述储存模块用于储存所述触发板卡的工作信息。The storage module is used for storing the working information of the trigger board.
进一步,还有一种优选实施例,上述电源板卡包括监控模块和DC/DC转换模块和使能信号控制模块;Further, there is also a preferred embodiment, the above-mentioned power supply board includes a monitoring module, a DC/DC conversion module and an enabling signal control module;
所述监控模块对电源板卡的电压和电流进行监控;The monitoring module monitors the voltage and current of the power board;
电源板卡出现过压、过流或短路时,对电源板卡进行保护;Protect the power board when the power board is over-voltage, over-current or short-circuited;
所述DC/DC转换模块将机载输入电源电压转变为机载测试系统内各板卡所需要的多种直流电压;The DC/DC conversion module converts the airborne input power supply voltage into various DC voltages required by each board in the airborne test system;
所述使能信号控制模块为所述背板提供+12V和+3.3V直流电源。The enable signal control module provides +12V and +3.3V DC power for the backplane.
进一步,还有一种优选实施例,上述测试系统的长为245.0mm,宽为116.9mm,高为143.7mm。Further, there is another preferred embodiment, the length of the above test system is 245.0 mm, the width is 116.9 mm, and the height is 143.7 mm.
本发明的有益效果为:本发明提供一种基于MiniVPX构架的机载测试系统,解决现有机载测试系统体积大的问题。The beneficial effects of the present invention are: the present invention provides an airborne test system based on the MiniVPX framework, which solves the problem of large volume of the existing airborne test system.
同时产生了如下几个优点:At the same time, the following advantages are produced:
1、与传统的PXI和VPX为架构的机载测试系统相比。本发明提供了一种基于MiniVPX构架的机载测试系统,所述测试系统的长为245.0mm,宽为116.9mm,高为143.7mm,与现有测试系统相比,具有体积小,易于便携的优点,适合狭小空间的机载环境。1. Compared with the traditional PXI and VPX-based airborne test system. The invention provides an airborne test system based on the MiniVPX framework. The test system has a length of 245.0mm, a width of 116.9mm, and a height of 143.7mm. Compared with the existing test system, it has a small size and is easy to carry. Advantages, suitable for the airborne environment in a small space.
2、本发明提供一种基于MiniVPX构架的机载测试系统,所述测试系统利用主控板卡控制功能板卡进行数据的采集,并对所述数据进行测试和处理,所述主控板卡采用子母板设计,子板为核心板,用于实现数据的测试和处理;母板为载板,所述载板包括USB模块、以太网模块和HDMI模块,用于实现数据的传输,同时解决了体型小芯片密集带来的散热问题。2, the present invention provides a kind of airborne test system based on MiniVPX framework, described test system utilizes main control board card control function board card to carry out data collection, and described data is tested and processed, and described main control board card Motherboard design is adopted, the daughter board is the core board for data testing and processing; the mother board is a carrier board, the carrier board includes a USB module, an Ethernet module and an HDMI module for data transmission, and at the same time It solves the heat dissipation problem caused by densely packed small chips.
3、本发明提供一种基于MiniVPX构架的机载测试系统,所述测试系统利用触发板卡进行触发,并为功能板卡提供参考时钟,具有支持TSN和IEEE1588同步时钟协议的优点,同时可以保证机载测试数据的实时性与同步性。3, the present invention provides a kind of airborne test system based on MiniVPX framework, described test system uses trigger board to trigger, and provides reference clock for function board, has the advantage of supporting TSN and IEEE1588 synchronous clock agreement, can guarantee simultaneously Real-time and synchronization of airborne test data.
4、本发明提供一种基于MiniVPX构架的机载测试系统,所述测试系统利用电源板卡提供工作电源,所述电源板卡具有较宽的输入范围,适合机载直流供电应用场景,支持配电管理,具有过压、过流和短路保护功能;4. The present invention provides an airborne test system based on the MiniVPX framework. The test system uses a power board to provide working power. The power board has a wide input range, is suitable for airborne DC power supply application scenarios, and supports Power management, with overvoltage, overcurrent and short circuit protection functions;
5、本发明提供一种基于MiniVPX构架的机载测试系统,所述测试系统利用存储板卡对机载数据进行存储,所述存储板卡采用大容量固态存储设计,并设置助拔器轻松进行拆卸,同时设置导热槽,在数据存储完之后可以立即进行热插拔,通过转接盒便可以通过USB连接至上位机,同时将备用存储卡插入系统再次工作。5. The present invention provides an airborne test system based on the MiniVPX framework. The test system uses a storage board to store airborne data. The storage board adopts a large-capacity solid-state storage design, and a puller is installed to easily perform the test. Disassemble, and set the heat conduction groove at the same time, after the data is stored, it can be hot-swapped immediately, and it can be connected to the host computer through USB through the transfer box, and at the same time, insert the spare memory card into the system to work again.
6、本发明提供一种基于MiniVPX构架的机载测试系统,所述测试系统利用转接板卡实现HDMI本地视频输出和USB接口扩展功能。6. The present invention provides an airborne test system based on the MiniVPX framework, and the test system uses an adapter board to realize HDMI local video output and USB interface expansion functions.
本发明适用于机载测试系统领域。The invention is applicable to the field of airborne test systems.
附图说明Description of drawings
图1是实施方式一所述的一种基于MiniVPX架构的机载测试系统的结构示意图;Fig. 1 is the structural representation of a kind of airborne test system based on MiniVPX framework described in embodiment one;
图2是实施方式一所述的一种基于MiniVPX架构的机载测试系统的电气原理图;Fig. 2 is the electrical schematic diagram of a kind of airborne test system based on MiniVPX framework described in embodiment one;
图3是实施方式一所述的主控板卡与功能板卡连接的电气原理图;3 is an electrical schematic diagram of the connection between the main control board and the function board described in Embodiment 1;
图4是实施方式一所述的背板的结构示意图;4 is a schematic structural view of the backplane described in Embodiment 1;
图5是实施方式二和三所述的主控板卡的电气原理图;Fig. 5 is the electrical schematic diagram of the main control board described in
图6是实施方式五所述的存储板卡的结构示意图;FIG. 6 is a schematic structural diagram of the storage board described in Embodiment 5;
图7是实施方式七所述的ARINC429总线通信组件的电气原理图;7 is an electrical schematic diagram of the ARINC429 bus communication assembly described in Embodiment 7;
图8是实施方式八所述的触发板卡的连接示意图;Fig. 8 is a schematic diagram of the connection of the trigger board described in the eighth embodiment;
图9是实施方式八所述的触发板卡的电气原理图;9 is an electrical schematic diagram of the trigger board described in Embodiment 8;
图10是实施方式九所述的电源板卡的使能信号控制图。FIG. 10 is a control diagram of the enable signal of the power board described in Embodiment 9. FIG.
具体实施方式Detailed ways
实施方式一.参见图1、图2、图3和图4说明本实施方式,本实施方式提供一种基于MiniVPX架构的机载测试系统,所述测试系统包括背板、主控板卡、功能板卡、电源板卡、存储板卡、转接板卡和触发板卡;Embodiment one. Referring to Fig. 1, Fig. 2, Fig. 3 and Fig. 4, present embodiment is described, and present embodiment provides a kind of airborne test system based on MiniVPX framework, and described test system comprises backboard, main control board, function boards, power boards, storage boards, adapter boards and trigger boards;
所述背板包括双槽位接口单元、单槽位接口单元、PCIe总线、SMBus总线和SATA总线;The backplane includes a double-slot interface unit, a single-slot interface unit, a PCIe bus, an SMBus bus and a SATA bus;
所述双槽位接口单元包括主控槽接口、电源槽接口和转接槽接口;The dual-slot interface unit includes a main control slot interface, a power supply slot interface and an adapter slot interface;
所述单槽位接口单元包括功能槽接口、存储槽接口和触发槽接口;The single-slot interface unit includes a function slot interface, a storage slot interface and a trigger slot interface;
所述主控板卡嵌入在所述主控槽接口内,所述电源板卡嵌入在所述电源槽接口内,所述存储板卡嵌入在所述存储槽接口内,所述触发板卡嵌入在所述触发槽接口内,所述功能板卡嵌入在所述功能槽接口内,所述转接板卡嵌入在所述转接槽接口内;The main control board is embedded in the interface of the main control slot, the power supply board is embedded in the interface of the power slot, the storage board is embedded in the interface of the storage slot, and the trigger board is embedded in the In the trigger slot interface, the function board is embedded in the function slot interface, and the adapter board is embedded in the adapter slot interface;
所述主控板卡通过所述PCIe总线与所述功能板卡的数据端连接,用于控制功能板卡完成数据的采集,并对所述数据进行测试和处理,所述主控板卡还通过所述SMBus总线与所述功能板卡的辅助数据端连接,用于实现辅助数据的传输;The main control board is connected to the data terminal of the functional board through the PCIe bus, and is used to control the functional board to complete data collection, and to test and process the data. The main control board also Connecting with the auxiliary data terminal of the functional board through the SMBus bus to realize the transmission of auxiliary data;
所述存储板卡通过所述SATA总线与所述主控板卡连接,用于实现数据的存储;The storage board is connected to the main control board through the SATA bus to realize data storage;
所述主控板卡通过所述背板上的Aurora协议与所述触发板卡连接,用于控制触发板卡的触发;The main control board is connected with the trigger board through the Aurora protocol on the backboard, and is used to control the triggering of the trigger board;
所述电源板卡通过所述背板与所述主控板卡、功能板卡、存储板卡和触发板卡连接,用于为主控板卡、功能板卡、存储板卡、转接板卡和触发板卡提供工作电源。The power supply board is connected to the main control board, function board, storage board and trigger board through the backplane, and is used for the main control board, function board, storage board and adapter board Card and trigger board provide working power.
本实施方式在实际应用时,主控板卡、功能板卡、电源板卡、存储板卡、转接板卡和触发板卡嵌入在背板上的双槽位接口单元或单槽位接口单元上,所述双槽位接口单元的宽度为23.0mm,所述单槽位接口单元的宽度为11.5mm,将双槽位接口和单槽为接口平行放置,可使测试系统的体积最小。测试系统以主控板卡为计算控制中心,控制功能板卡完成数据的采集,并对所述数据进行测试和处理,在实际测试过程中,信号间有严格的同步输入和输出关系,本实施方式利于触发板卡来保证机载测试数据的实时性与同步性。本实施方式利用背板实现各个板卡之间的连接,背板具有电源通路和数据通路,电源板卡通过背板为各个板卡提供工作电源;所述数据通路包括PCIe总线、SMBus总线和SATA总线,所述主控板卡通过所述PCIe总线与功能板卡连接,实现主数据的传输,主控板卡和功能板卡之间的系统信息等辅助信息通过所述SMBus总线传输,主控板卡通过所述SATA总线与储存板卡连接,用于数据的存储,背板支持的速率为8Gbps,满足PCIe总线传输的速率要求。In practical application of this embodiment, the main control board, function board, power supply board, storage board, adapter board and trigger board are embedded in the double-slot interface unit or single-slot interface unit on the backplane Above, the width of the double-slot interface unit is 23.0 mm, and the width of the single-slot interface unit is 11.5 mm. Placing the double-slot interface and the single-slot interface in parallel can minimize the volume of the test system. The test system takes the main control board as the calculation control center, and the control function board completes the data collection, and tests and processes the data. In the actual test process, there is a strict synchronous input and output relationship between the signals. This implementation The method is beneficial to trigger the board to ensure the real-time and synchronization of the airborne test data. This embodiment utilizes the backplane to realize the connection between the various boards. The backplane has a power path and a data path. The power supply board provides working power for each board through the backplane; the data path includes a PCIe bus, an SMBus bus and a SATA bus. bus, the main control board is connected to the function board through the PCIe bus to realize the transmission of main data, auxiliary information such as system information between the main control board and the function board is transmitted through the SMBus bus, and the main control The board is connected to the storage board through the SATA bus for data storage, and the speed supported by the backplane is 8Gbps, which meets the speed requirement of PCIe bus transmission.
本实施方式提供一种基于MiniVPX构架的机载测试系统,解决现有机载测试系统体积大的问题。This embodiment provides an airborne test system based on the MiniVPX framework, which solves the problem of large volume of the existing airborne test system.
实施方式二.参见图5说明本实施方式,本实施方式是对实施方式一所述的一种基于MiniVPX构架的机载测试系统中的主控板卡作举例说明,所述主控板卡包括核心板、主控载板接口模块、主控载板核心主控模块、MiniVPX连接器和主控载板电源模块;Embodiment two. Refer to Fig. 5 and illustrate this embodiment, this embodiment is to give an example to the main control board in a kind of airborne test system based on MiniVPX framework described in embodiment one, and described main control board includes Core board, main control carrier board interface module, main control carrier board core main control module, MiniVPX connector and main control carrier board power module;
所述核心板通过所述主控载板接口模块与所述MiniVPX连接器连接,实现数据交互;The core board is connected with the MiniVPX connector through the main control carrier board interface module to realize data interaction;
所述核心板通过所述主控载板接口模块与所述主控载板核心主控模块连接,实现数据交互;The core board is connected to the core main control module of the main control carrier board through the interface module of the main control carrier board to realize data interaction;
所述核心板还通过所述主控载板模块与所述MiniVPX连接器连接,实现数据交互。The core board is also connected to the MiniVPX connector through the main control carrier board module to realize data interaction.
本实施方式在实际应用时,主控板卡采用i7-1185GRE实现,同时主控板卡设置4路PCIe×1总线,可以接收功能板卡传输的数据,并对所述数据进行处理,将其转换为相应的数据格式通过SATA总线存储至存储板卡,由于主控板卡功率较高,背板设置VITA73双槽位单元保证散热。主控板卡采用子母板结构进行设计,主控板卡的子板采用SOM-7583作为核心板,母板含有电源模块、FPGA模块和接口模块。所述接口模块包括USB模块,以太网模块和HDMI模块。所述以太网模块将以太网信号增强传输、阻抗匹配、波形修复、信号杂波抑制和高电压隔离等作用,保障数据传输及工程配置工作的完成。所述HDMI模块将DDI信号转变为HDMI信号,从而支持显示器显示主控板卡的运行情况,实现调试主控板卡时的显示功能。所述USB模块具有多个USB接口,其中FPGA模块需要1个JTAG接口作为调试的一个外设接口,还需要1个USB接口作为传输接口,此外还需要1个USB接口作为与FPGA单元的通信串口,需要1个USB接口直接作为与FPGA单元的通信接口使用。In the actual application of this embodiment, the main control board is implemented by i7-1185GRE, and at the same time, the main control board is equipped with 4 PCIe × 1 buses, which can receive the data transmitted by the functional board, and process the data, and convert it to Converted to the corresponding data format and stored to the storage board through the SATA bus. Due to the high power of the main control board, the backplane is equipped with a VITA73 double-slot unit to ensure heat dissipation. The main control board is designed with a sub-motherboard structure. The sub-board of the main control board uses SOM-7583 as the core board. The main board contains a power module, an FPGA module and an interface module. The interface module includes a USB module, an Ethernet module and an HDMI module. The Ethernet module enhances Ethernet signal transmission, impedance matching, waveform repair, signal clutter suppression and high voltage isolation, etc., to ensure the completion of data transmission and engineering configuration. The HDMI module converts the DDI signal into an HDMI signal, thereby supporting the display to display the operation status of the main control board, and realizing the display function when debugging the main control board. The USB module has a plurality of USB interfaces, wherein the FPGA module needs 1 JTAG interface as a peripheral interface for debugging, 1 USB interface as a transmission interface, and 1 USB interface as a communication serial port with the FPGA unit , a USB interface is required to be directly used as a communication interface with the FPGA unit.
实施方式三.参见图5说明本实施方式,本实施方式是对实施方式二所述的一种基于MiniVPX架构的机载测试系统中的主控载板接口模块作举例说明,所述主控载板接口模块包括以太网变压器、USB Buffer、PTN3363和FT232;Embodiment three. Refer to Fig. 5 and illustrate this embodiment, this embodiment is to give an example to the main control carrier board interface module in a kind of airborne test system based on MiniVPX framework described in embodiment two, described main control carrier Board interface modules include Ethernet transformer, USB Buffer, PTN3363 and FT232;
所述核心板通过所述以太变压器与所述转接板卡连接,利用千兆网口实现数据交互;The core board is connected to the adapter board through the Ethernet transformer, and uses a Gigabit Ethernet port to realize data interaction;
所述核心板通过所述USB Buffer与所述MiniVPX连接器的USB接口连接,实现数据交互;The core board is connected with the USB interface of the MiniVPX connector through the USB Buffer to realize data interaction;
所述核心板通过所述PTN3363与所述MiniVPX连接器的HDMI接口连接,实现数据交互;The core board is connected with the HDMI interface of the MiniVPX connector through the PTN3363 to realize data interaction;
所述核心板通过所述FT232与所述主控载板核心主控模块连接,实现数据交互。The core board is connected to the core main control module of the main control carrier board through the FT232 to realize data interaction.
本实施方式提供一种基于MiniVPX构架的机载测试系统,所述测试系统利用主控板模块控制功能板卡进行数据的采集,并对所述数据进行测试和处理,所述主控板卡采用子母板设计,子板为核心板,用于实现数据的测试和处理;母板为载板,所述载板包括USB模块、以太网模块和HDMI模块,用于实现数据的传输,同时解决了体型小芯片密集带来的散热问题。This embodiment provides an airborne test system based on the MiniVPX framework. The test system uses the main control board module to control function boards to collect data, and to test and process the data. The main control board adopts Sub-board design, the sub-board is the core board, used to realize data testing and processing; the motherboard is the carrier board, the carrier board includes USB module, Ethernet module and HDMI module, used to realize data transmission, while solving It solves the heat dissipation problem caused by densely packed small chips.
实施方式四.本实施方式是在实施方式一所述的一种基于MiniVPX构架的机载测试系统的基础上增加前面板组件,所述前面板组件包括若干个前面板,分别与所述主控板卡、功能板卡、电源板卡、存储板卡、触发板卡和转接板卡连接;Embodiment four. This embodiment is to increase the front panel assembly on the basis of a kind of airborne test system based on the MiniVPX framework described in the first embodiment, and the front panel assembly includes several front panels, respectively connected with the main control Connection of boards, function boards, power boards, storage boards, trigger boards and adapter boards;
转接板卡将转接接口转接在所述转接板卡的前面板上。The adapter board transfers the adapter interface on the front panel of the adapter board.
本实施方式在实际应用时,每个板卡都增加一个前面板,USB和HDMI转接到了转接板卡的前面板上,由于MiniVPX小型化的要求导致主控板卡丰富的接口不能有效地扩展,因此增加前面板可以将主控板卡的接口通过转接板卡进行转接,转接的接口可以为USB接口和HDMI接口,转接板卡将转换接口转接在所述前面板上,通过前面板上的HDMI接口进行信号传输,从而支持显示器显示主控板卡的运行情况,实现调试主控板卡的显示功能。In the actual application of this embodiment, a front panel is added to each board, and the USB and HDMI are transferred to the front panel of the adapter board. Due to the miniaturization requirements of the MiniVPX, the abundant interfaces of the main control board cannot be effectively Expansion, so the front panel can be added to transfer the interface of the main control board through the transfer board. The transfer interface can be USB interface and HDMI interface, and the transfer board transfers the conversion interface to the front panel. , through the HDMI interface on the front panel for signal transmission, so as to support the display to display the running status of the main control board, and realize the display function of debugging the main control board.
本实施方式提供一种基于MiniVPX构架的机载测试系统,所述测试系统利用转接板卡实现HDMI本地视频输出和USB接口扩展功能。This embodiment provides an airborne test system based on the MiniVPX framework, and the test system uses an adapter board to realize HDMI local video output and USB interface expansion functions.
实施方式五.参见图6说明本实施方式,本实施方式是对实施方式一所述的一种基于MiniVPX架构的机载测试系统中的存储板卡作举例说明,所述存储板卡包括助拔器、固态硬盘、导冷槽、电源槽和数据槽;Embodiment five. Refer to Fig. 6 and illustrate this embodiment, this embodiment is that the memory board in a kind of airborne test system based on MiniVPX framework described in Embodiment 1 is illustrated, and described memory board includes pull-out drives, solid-state drives, cold guide slots, power slots and data slots;
所述助拔器设置在所述存储板卡的侧面,用于方便存储板卡的插拔;The extraction aid is arranged on the side of the storage board for facilitating the insertion and removal of the storage board;
所述数据槽用于数据的缓存,并将所述数据发送给所述固态硬盘进行存储;The data slot is used for caching data, and the data is sent to the solid-state hard disk for storage;
所述电源槽为所述数据槽和所述固态硬盘提供工作电源;The power supply slot provides working power for the data slot and the solid-state hard disk;
所述导冷槽设置在所述固态硬盘的周围,用于实现散热。The cooling groove is arranged around the solid state hard disk for heat dissipation.
本实施方式在实际应用时,存储板卡设计有一个助拔器,不用借助外部工具即可实现存储卡的轻松插拔。采用标准VITA73板卡结构,板卡上配备一个支持热插拔的M.2接口的SATA3.0固态硬盘,硬盘尺寸为100.0mm×69.85mm×6.8mm,标准SATA接口。搭载2TB固态硬盘,写入速度最高可达530MB/s,读入速度最高可达560MB/s,供电电压为5V±5%,功耗为2.2W。在测试完数据之后可以将存储卡拆卸下来,其上方的固态硬盘拆解下来后可通过USB硬盘转接盒与PC电脑端相连,通过PC端直接对盘内数据进行读取。In practical application of this embodiment, the storage board is designed with a puller, which can realize the easy insertion and removal of the storage card without external tools. The standard VITA73 board structure is adopted, and the board is equipped with a SATA3.0 solid-state hard disk that supports hot-swappable M.2 interface. The size of the hard disk is 100.0mm×69.85mm×6.8mm, and the standard SATA interface. Equipped with a 2TB solid-state hard drive, the writing speed can reach up to 530MB/s, and the reading speed can reach up to 560MB/s. The power supply voltage is 5V±5%, and the power consumption is 2.2W. After the data is tested, the memory card can be disassembled, and the solid-state hard disk above it can be connected to the PC through the USB hard disk adapter box, and the data in the disk can be directly read through the PC.
实施方式六.本实施方式是对实施方式一所述的一种基于MiniVPX架构的机载测试系统中的功能板卡作举例说明,所述功能板卡为RS485总线通讯组件或ARINC429总线通信组件;Embodiment 6. This embodiment is an example of the functional board in the airborne test system based on the MiniVPX architecture described in Embodiment 1. The functional board is an RS485 bus communication component or an ARINC429 bus communication component;
所述RS485总线通讯组件用于采集和发送RS485通讯数据;The RS485 bus communication component is used for collecting and sending RS485 communication data;
所述ARINC429总线通信组件用于采集和发送ARINC429通讯数据。The ARINC429 bus communication component is used for collecting and sending ARINC429 communication data.
本实施方式在实际应用时,功能板模块为RS485总线通讯组件或ARINC429总线通信组件,方便测试系统功能扩展,增强了测试系统的适用性。In practical application of this embodiment, the function board module is an RS485 bus communication component or an ARINC429 bus communication component, which facilitates the function expansion of the test system and enhances the applicability of the test system.
实施方式七.参见图7说明本实施方式,本实施方式是对实施方式六所述的一种基于MiniVPX架构的机载测试系统中的ARINC429总线通信组件作举例说明,所述ARINC429总线通信组件包括FPGA模块、ARINC429协议芯片、驱动芯片和供电电路模块;Embodiment seven. Refer to Fig. 7 and illustrate this embodiment, this embodiment is to illustrate the ARINC429 bus communication assembly in a kind of airborne test system based on the MiniVPX architecture described in Embodiment six, and the ARINC429 bus communication assembly includes FPGA module, ARINC429 protocol chip, driver chip and power supply circuit module;
所述FPGA模块连接所述ARINC429协议芯片,用于为所述协议芯片提供参数初始化配置;The FPGA module is connected to the ARINC429 protocol chip for providing parameter initialization configuration for the protocol chip;
所述ARINC429协议芯片连接所述FPGA模块,用于通过所述驱动芯片实现数据发送功能,以及用于接收数据;The ARINC429 protocol chip is connected to the FPGA module, and is used to realize the data sending function through the driver chip, and to receive data;
所述供电电路模块用于为所述FPGA模块、协议芯片和驱动芯片供电。The power supply circuit module is used to supply power to the FPGA module, the protocol chip and the driver chip.
本实施方式所述的ARINC429总线通信组件,FPGA为核心,配合使用HI-3220协议芯片实现ARINC429总线接口,通过高速PCIe总线与上位机实现通信,在FPGA上实现功能模块逻辑,对ARINC429通信进行配置,决定通信速率、Label号筛选等参数。本实施方式综合考虑航电系统的应用环境和应用目的:(1)应用环境为机载环境,要考虑到小型化、可靠性、抗干扰能力等因素;(2)应用目的是与上位机通过高速串口连接,与多设备间进行ARINC429总线数据的多路收发,实现ARINC429数据与串口数据的转换,信号处理的实时性和准确性方面具有很大提升。本实施方式采用基于FPGA的设计,利用FPGA和ARINC429协议芯片HI-3220实现ARINC429通信逻辑、与上位机间的PCIe通信逻辑,采用E2PROM对FPGA进行通信参数初始化配置,使其上电后工作在默认工作状态,上位机可利用PCIe对ARINC429板卡进行通信参数配置,改变其工作状态。The ARINC429 bus communication component described in this embodiment uses FPGA as the core, cooperates with the HI-3220 protocol chip to realize the ARINC429 bus interface, communicates with the host computer through the high-speed PCIe bus, implements the functional module logic on the FPGA, and configures the ARINC429 communication , to determine the communication rate, Label number screening and other parameters. This embodiment comprehensively considers the application environment and application purpose of the avionics system: (1) the application environment is an airborne environment, and factors such as miniaturization, reliability, and anti-interference ability should be considered; (2) the application purpose is to communicate with the host computer. High-speed serial port connection, multi-channel sending and receiving of ARINC429 bus data with multiple devices, realizing conversion of ARINC429 data and serial port data, greatly improving the real-time and accuracy of signal processing. This embodiment adopts FPGA-based design, uses FPGA and ARINC429 protocol chip HI-3220 to realize ARINC429 communication logic and PCIe communication logic with the host computer, and uses E2PROM to initialize and configure FPGA communication parameters, so that it can work in the default mode after power-on In the working state, the host computer can use PCIe to configure the communication parameters of the ARINC429 board to change its working state.
实施方式八.参见图8和图9说明本实施方式,本实施方式是对实施方式七所述的一种基于MiniVPX架构的机载测试系统中的触发板卡作举例说明,所述触发板卡包括电源模块、时钟分发模块、控制模块、储存模块、接口模块和连接器;Embodiment eight. Refer to Fig. 8 and Fig. 9 and illustrate this embodiment, this embodiment is to illustrate the trigger board in a kind of airborne test system based on MiniVPX framework described in Embodiment 7, described trigger board Including power module, clock distribution module, control module, storage module, interface module and connector;
所述接口模块的触发总线单元包括触发总线、CPU板卡、触发板卡和至少两个功能板卡;The trigger bus unit of the interface module includes a trigger bus, a CPU board, a trigger board and at least two function boards;
所述至少两个功能板卡串联连接,功能板卡依次发送触发信号至下一个功能板卡,最后一个功能板卡向所述CPU板卡发送触发信号,第一个功能板卡用于响应所述触发板卡发送的触发信号;The at least two function boards are connected in series, the function boards send trigger signals to the next function board in turn, the last function board sends trigger signals to the CPU board, and the first function board is used to respond to all The trigger signal sent by the trigger board;
所述CPU板卡、触发板卡和功能板卡分别与所述触发总线进行信息交互;The CPU board, the trigger board and the function board perform information interaction with the trigger bus respectively;
所述CPU板卡用于向所述触发板卡发送控制信号;The CPU board is used to send a control signal to the trigger board;
所述触发板卡用于向所述第一个功能板卡发送触发信号,并且还通过星型连接的方式分别向所有功能板卡发送触发信号。所述最后一个功能板卡通过点对点连接的方式向所述CPU板卡发送触发信号,所述CPU板卡通过点对点连接的方式向所述触发板卡发送触发信号,所述触发板卡通过星型连接的方式向所述CPU板卡发送触发信号。The trigger board is used to send a trigger signal to the first function board, and also send trigger signals to all function boards through a star connection. The last functional board sends a trigger signal to the CPU board through a point-to-point connection, and the CPU board sends a trigger signal to the trigger board through a point-to-point connection, and the trigger board sends a trigger signal to the trigger board through a star The connection mode sends a trigger signal to the CPU board.
所述电源模块用于为所述时钟分发模块、控制模块和储存模块供电;The power supply module is used to supply power to the clock distribution module, the control module and the storage module;
所述时钟分发模块与所述连接器进行信息交互,用于将接收到的时钟信号进行多路转发至每个所述功能板卡;The clock distribution module performs information interaction with the connector, and is used to multiplex forward the received clock signal to each of the function boards;
所述控制模块用于通过所述接口模块与所述连接器进行信息交互,用于控制所述时钟分发模块的时钟源的切换;The control module is used to perform information interaction with the connector through the interface module, and is used to control the switching of the clock source of the clock distribution module;
所述储存模块用于储存所述触发板卡的工作信息。The storage module is used for storing the working information of the trigger board.
本实施方式在实际应用时,触发板卡的连接示意图如图8所示,该触发板卡包括时钟分发模块、控制模块、存储模块、电源模块和接口模块。其中,电源模块由电源芯片及辅助电路构成,为FPGA和其他芯片进行供电。存储模块由Flash芯片和E2PROM芯片,储存FPGA的程序bit流和板卡的配置信息。接口模块由连接器定义好的触发总线和相应通信总线构成。In practical application of this embodiment, a schematic diagram of connection of the trigger board is shown in FIG. 8 . The trigger board includes a clock distribution module, a control module, a storage module, a power supply module and an interface module. Wherein, the power module is composed of a power chip and an auxiliary circuit, and supplies power to the FPGA and other chips. The storage module consists of a Flash chip and an E2PROM chip to store the FPGA program bit stream and board configuration information. The interface module is composed of trigger bus and corresponding communication bus defined by the connector.
时钟分发模块由多片时钟驱动芯片,时钟晶振及其辅助电路组成,时钟驱动芯片将时钟晶振产生的信号或连接器传入的精确时间信号进行多路分发,并增强信号驱动能力。时钟分发模块还包含时钟源选择功能,触发板卡上的高稳定度的晶振产生的时钟信号和主控板卡传入的参考时钟信号通过FPGA控制信号进行选择。时钟分发模块的输出信号通过连接器和机箱背板传入机箱内各个功能板卡,输出信号包括多种频率的参考时钟信号,精确时间信息信号。触发板卡的控制模块以FPGA芯片为核心,完成时钟分发模块控制,多种触发信号生成等功能。在基于MiniVPX架构的测试系统启动时,上位机软件与主控板卡通过以太网口连接,网络发现机箱内各个功能板卡,向主控板卡发送配置信息,主控板卡通过通信总线向包括触发板在内的功板卡发送配置信息。随后,上位机发送控制信息,主控板卡接收后发送给触发板卡,触发板卡发送触发信号,机箱内各功能板卡开始工作。当机箱启动而上位机软件未发送控制信息时,由被测设备向测试系统发送外部触发信号,测试系统相应功能板卡TRIG触发总线上改变波形,主控板卡侦测到状态变化后开启对应功能板卡的数据接收功能并将该状态信息保存。The clock distribution module is composed of multiple clock drive chips, clock crystal oscillator and its auxiliary circuits. The clock drive chip multiplexes the signal generated by the clock crystal oscillator or the precise time signal transmitted by the connector, and enhances the signal drive capability. The clock distribution module also includes a clock source selection function, which triggers the clock signal generated by the high-stability crystal oscillator on the board and the reference clock signal imported from the main control board to be selected through the FPGA control signal. The output signal of the clock distribution module is transmitted to each functional board in the chassis through the connector and the backplane of the chassis, and the output signal includes reference clock signals of various frequencies and precise time information signals. The control module of the trigger board uses the FPGA chip as the core to complete the functions of clock distribution module control and generation of various trigger signals. When the test system based on the MiniVPX architecture is started, the host computer software and the main control board are connected through the Ethernet port. The network discovers each functional board in the chassis and sends configuration information to the main control board. Power boards including trigger boards send configuration information. Subsequently, the upper computer sends control information, the main control board sends it to the trigger board after receiving it, and the trigger board sends a trigger signal, and the functional boards in the chassis start to work. When the chassis starts and the host computer software does not send control information, the device under test sends an external trigger signal to the test system, and the corresponding function board TRIG of the test system triggers the waveform on the bus to change, and the main control board detects the state change and starts the corresponding The data receiving function of the function board and save the state information.
触发板卡的电气原理图如图9所示,触发板卡使用时钟分发模将时钟信号扇出多路,为功能板卡提供参考时钟,触发板卡是基于MiniVPX机载测试系统的一个特殊板卡,其作用是为功能板卡提供多种频率的参考时钟,如PPS信号,触发信号。触发板卡通过与主控板卡的通信获取触发信息,将信息解析后获知需要触发的对应功能板卡。所述主控模块以FPGA为核心,负责接收主控板卡传输的控制信息,解析后生成触发总线相应的触发信号,发送给对应的功能板卡。根据解析后的信息实现三种触发总线,分别为TRIG[2:0]、星型触发总线和点对点触发线。所述TRIG[2:0]、星型触发线和点对点触发线,三种触发线均由所述主控模块进行控制,其中TRIG[2:0]作为触发总线,星型触发线作为高速触发线通过连接器连接至背板,与系统内各个功能板卡相连。点对点触发线为本地触发线,只与相邻槽位相连。TRIG[2:0]作为公共触发线为系统提供板卡间触发信号,在上位机发送触发信号后,触发板卡向触发总线传输触发信号,被对应功能板卡获取后,启动相应功能;功能板卡被外部信号触发时,向触发总线传输触发信号,触发模块收到后向主控模块通过Aurora串行总线发送相关信息。The electrical schematic diagram of the trigger board is shown in Figure 9. The trigger board uses a clock distribution module to fan out the clock signal to multiple channels to provide reference clocks for the function board. The trigger board is a special board based on the MiniVPX airborne test system The function of the card is to provide reference clocks of various frequencies, such as PPS signals and trigger signals, for functional boards. The trigger board obtains trigger information through communication with the main control board, and after analyzing the information, obtains the corresponding function board that needs to be triggered. The main control module takes FPGA as the core, and is responsible for receiving the control information transmitted by the main control board, and generating a corresponding trigger signal of the trigger bus after analysis, and sending it to the corresponding function board. According to the analyzed information, three trigger buses are implemented, namely TRIG[2:0], star trigger bus and point-to-point trigger line. The TRIG[2:0], star trigger line and point-to-point trigger line, all three trigger lines are controlled by the main control module, wherein TRIG[2:0] is used as a trigger bus, and the star trigger line is used as a high-speed trigger The cables are connected to the backplane through connectors, and connected to each function board in the system. Point-to-point trigger lines are local trigger lines that are only connected to adjacent slots. TRIG[2:0] serves as a common trigger line to provide the system with trigger signals between boards. After the host computer sends the trigger signal, the trigger board transmits the trigger signal to the trigger bus. After being acquired by the corresponding function board, the corresponding function is started; function When the board is triggered by an external signal, it transmits the trigger signal to the trigger bus, and the trigger module sends relevant information to the main control module through the Aurora serial bus after receiving it.
星型触发线作为独立的一套触发总线,为主控板卡和其余功能板卡提供了高精度,低时延的触发信号,满足TRIG[2:0]不能实现的低时延触发需求。星型触发线的布线使用长线匹配技术,保证触发板卡星型触发线到达各功能板卡的触发时延低,触发精度高。星型触发线采用LVDS电平标准进行设计,降低了噪声对于触发信号的影响。当系统中需要高精度低时延的触发信号时,触发模块采用星型触发线向各功能板卡发送触发信号。As an independent trigger bus, the star trigger line provides high-precision, low-latency trigger signals for the main control board and other functional boards, meeting the low-latency trigger requirements that TRIG[2:0] cannot achieve. The long-line matching technology is used for the wiring of the star trigger line to ensure low trigger delay and high trigger accuracy when the star trigger line of the trigger board reaches each function board. The star trigger line is designed with LVDS level standard, which reduces the influence of noise on the trigger signal. When a high-precision and low-latency trigger signal is required in the system, the trigger module uses a star trigger line to send the trigger signal to each functional board.
点对点触发线是菊花链总线,触发板卡的点对点触发线连接测试平台的主控板卡和功能板卡,该总线提供了额外的一条信号线连至背板连接器。作为备用触发线,可用于传输触发信号,也可用于与对应板卡进行通信。同时该信号线由FPGA输出后引至MMCX连接器,作为一个被触发板卡,具备扩展性,可与其他系统内的模块进行连接,或与不相邻的功能板卡相连。The point-to-point trigger line is a daisy chain bus. The point-to-point trigger line of the trigger board is connected to the main control board and the function board of the test platform. The bus provides an additional signal line to connect to the backplane connector. As a spare trigger line, it can be used to transmit trigger signals and communicate with corresponding boards. At the same time, the signal line is output by the FPGA and then led to the MMCX connector. As a triggered board, it has scalability and can be connected to modules in other systems, or to non-adjacent functional boards.
时钟分发模块由多个时钟驱动芯片和高稳晶振组成,板载10MHz,100MHz晶振,使用时钟驱动芯片将这两个时钟信号进行多路转发。PPS信号是由主控板卡核心板产生,经背板传输至触发模块的MiniVPX连接器。时钟分发模块中的时钟触发芯片将PPS信号分为多路PPS信号,直接传入MiniVPX连接器。The clock distribution module is composed of multiple clock driver chips and high-stable crystal oscillators. The onboard 10MHz and 100MHz crystal oscillators are used to multiplex the two clock signals through the clock driver chips. The PPS signal is generated by the core board of the main control board and transmitted to the MiniVPX connector of the trigger module through the backplane. The clock trigger chip in the clock distribution module divides the PPS signal into multiple PPS signals, which are directly transmitted to the MiniVPX connector.
电源模块在为FPGA和时钟驱动芯片等元器件供电的基础上,实现FPGA的推荐上电顺序,从而降低上电时瞬时功率。The power module implements the recommended power-on sequence of the FPGA on the basis of supplying power to components such as the FPGA and the clock driver chip, thereby reducing the instantaneous power when powering on.
本实施方式提供一种基于MiniVPX构架的机载测试系统,所述测试系统利用触发板卡进行触发,并为功能板卡提供参考时钟,具有支持TSN和IEEE1588同步时钟协议的优点,同时可以保证机载测试数据的实时性与同步性。This implementation mode provides an airborne test system based on the MiniVPX framework. The test system is triggered by a trigger board and provides a reference clock for the function board. It has the advantages of supporting TSN and IEEE1588 synchronous clock protocols, and can ensure Real-time and synchronization of load test data.
实施方式九.参见图10说明本实施方式,本实施方式是在实施方式一所述的一种基于MiniVPX架构的机载测试系统中的电源板卡作举例说明,所述电源板卡包括监控模块、DC/DC转换模块和使能信号控制模块;Embodiment 9. Referring to Fig. 10 to illustrate this embodiment, this embodiment is an example of the power board in the airborne test system based on the MiniVPX architecture described in Embodiment 1, and the power board includes a monitoring module , DC/DC conversion module and enable signal control module;
所述监控模块对电源板卡的电压和电流进行监控;The monitoring module monitors the voltage and current of the power board;
电源板卡出现过压、过流或短路时,对电源板卡进行保护;Protect the power board when the power board is over-voltage, over-current or short-circuited;
所述DC/DC转换模块将机载输入电源电压转变为机载测试系统内各板卡所需要的多种直流电压;The DC/DC conversion module converts the airborne input power supply voltage into various DC voltages required by each board in the airborne test system;
所述使能信号控制模块为所述背板提供+12V和+3.3V直流电源。The enable signal control module provides +12V and +3.3V DC power for the backplane.
本实施方式在实际应用时,电源板卡支持的电压输入范围为直流18V-36V,满足机载系统的供电技术要求,电源板卡为系统以及其它的板卡提供了电源供给。电源板卡壳体边缘处使用了圆角设计,以利于获得厚度适当、附着牢固的表面涂层,表面进行了化学镀镍处理,电源板卡有良好的接地,可保障供电系统的安全,输入输出滤波措施完善,有效抑制电路噪声干扰的产生,可以保证后级电路的安全工作。电源板卡内使用的各路DC/DC转换模块输出具有过压、过流、短路保护功能,可确保后级系统不会因为过压、过流或短路而损坏;当其中一组输出过压时,DC/DC转换模块会被强制停止工作,同时由监控模块报故;当其中一组输出过流时DC/DC转换模块进入到限流保护模式,输出电压随之降低,保护电源自身不会过流损坏;当其中一组输出短路过流时,DC/DC转换模块进入到打嗝式保护模式过流保护和短路保护动作后,如果故障清除则可以自恢复工作,而过压保护需要电源复位上电方可正常工作。电源板卡的使能信号控制如图10所示,为MiniVPX测试系统背板提供+12V和+3.3V直流电源。In practical application of this embodiment, the voltage input range supported by the power supply board is DC 18V-36V, which meets the power supply technical requirements of the airborne system, and the power supply board provides power supply for the system and other boards. The edge of the power board housing is designed with rounded corners to facilitate obtaining a surface coating with an appropriate thickness and strong adhesion. The surface is treated with chemical nickel plating. The power board has good grounding, which can ensure the safety of the power supply system. Input and output The filtering measures are perfect, which can effectively suppress the generation of circuit noise interference and ensure the safe operation of the subsequent circuit. The output of each DC/DC conversion module used in the power board has overvoltage, overcurrent and short circuit protection functions, which can ensure that the subsequent system will not be damaged due to overvoltage, overcurrent or short circuit; when one of the outputs is overvoltage , the DC/DC conversion module will be forced to stop working, and at the same time, the monitoring module will report an error; when one of the outputs is over-current, the DC/DC conversion module will enter the current-limiting protection mode, and the output voltage will decrease accordingly, protecting the power supply itself from failure. It will be damaged by over-current; when one of the output groups is short-circuited and over-current, the DC/DC conversion module enters the hiccup protection mode. It can work normally only after resetting and powering on. The enable signal control of the power board is shown in Figure 10, which provides +12V and +3.3V DC power for the MiniVPX test system backplane.
实施方式十.本实施方式是对实施方式1所述的一种基于MiniVPX架构的机载测试系统的尺寸作举例说明,所述测试装置的长为245.0mm,宽为116.9mm,高为143.7mm。Embodiment 10. This embodiment is an example of the size of the airborne test system based on the MiniVPX architecture described in Embodiment 1. The length of the test device is 245.0mm, the width is 116.9mm, and the height is 143.7mm .
本实施方式提供一种基于MiniVPX构架的机载测试系统,所述测试系统置的长为245.0mm,宽为116.9mm,高为143.7mm,具有体积小的优点,适合狭小空间的机载环境。This embodiment provides an airborne test system based on the MiniVPX framework. The test system has a length of 245.0 mm, a width of 116.9 mm, and a height of 143.7 mm. It has the advantage of small size and is suitable for airborne environments in small spaces.
以上所述仅为本发明的实施例而已,并不限制于本发明,对于本领域的技术人员来说,本发明可以有各种更改和变化。凡在本发明的精神和原则之内,所做的任何修改,等同替换、改进等。均应包含在本发明的权利要求范围之内。The above description is only an embodiment of the present invention, and is not limited to the present invention. For those skilled in the art, the present invention may have various modifications and changes. Within the spirit and principles of the present invention, any modification, equivalent replacement, improvement, etc. All should be included within the scope of the claims of the present invention.
Claims (7)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211126299.6A CN115543888B (en) | 2022-09-16 | 2022-09-16 | Airborne test system based on MiniVPX framework |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211126299.6A CN115543888B (en) | 2022-09-16 | 2022-09-16 | Airborne test system based on MiniVPX framework |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN115543888A CN115543888A (en) | 2022-12-30 |
| CN115543888B true CN115543888B (en) | 2023-06-02 |
Family
ID=84727773
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211126299.6A Active CN115543888B (en) | 2022-09-16 | 2022-09-16 | Airborne test system based on MiniVPX framework |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115543888B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN118041959B (en) * | 2024-04-11 | 2024-07-19 | 杭州沃镭智能科技股份有限公司 | Data acquisition system and method based on Aurora protocol interconnection |
| CN118646502A (en) * | 2024-05-22 | 2024-09-13 | 中国商用飞机有限责任公司民用飞机试飞中心 | Airborne test system based on time-sensitive network |
| CN118611809A (en) * | 2024-05-22 | 2024-09-06 | 哈尔滨工业大学 | Trigger signal synchronization method between boards in airborne test system |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110118955A (en) * | 2019-04-26 | 2019-08-13 | 西安电子科技大学 | Radar signal acquisition processing device based on MiniVPX |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111581153A (en) * | 2020-06-09 | 2020-08-25 | 中国空气动力研究与发展中心计算空气动力研究所 | A Radar Signal Processing Device Based on Open VPX |
| CN112034495A (en) * | 2020-09-28 | 2020-12-04 | 中国电子科技集团公司第五十四研究所 | Modularized navigation signal simulator |
| CN113572516A (en) * | 2021-07-29 | 2021-10-29 | 彩虹无人机科技有限公司 | Unmanned aerial vehicle machine carries data management system |
-
2022
- 2022-09-16 CN CN202211126299.6A patent/CN115543888B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110118955A (en) * | 2019-04-26 | 2019-08-13 | 西安电子科技大学 | Radar signal acquisition processing device based on MiniVPX |
Also Published As
| Publication number | Publication date |
|---|---|
| CN115543888A (en) | 2022-12-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN115543888B (en) | Airborne test system based on MiniVPX framework | |
| US8522064B2 (en) | Server system having mainboards | |
| CN108255755B (en) | PCIE general multifunctional communication interface module based on FPGA | |
| CN101989763B (en) | A power supply backup system, device and communication equipment | |
| CN113885394B (en) | Airborne data comprehensive acquisition and recording system and method | |
| CN115509987B (en) | High-precision trigger board and trigger method based on MiniVPX architecture | |
| CN110362511B (en) | PCIE equipment | |
| CN101930276A (en) | A method for realizing mainboard power supply through hot-swapping technology | |
| WO2017124916A1 (en) | Hard disk subrack and server | |
| CN109684250B (en) | Compatible with SAS, SATA, NVME hard disk interface circuit and backplane | |
| CN213276459U (en) | A server motherboard and server | |
| CN213365380U (en) | Server mainboard and server | |
| CN115964324A (en) | OCP hot plug method, device, equipment and storage medium | |
| CN111273742B (en) | High-density service modularization system based on orthogonal framework | |
| CN214623641U (en) | Aviation FC daughter card testing arrangement based on PCIe bus | |
| CN211669632U (en) | Electronic equipment and operation extension module | |
| CN217360784U (en) | Video injection machine case | |
| CN221946485U (en) | A storage adapter board | |
| CN222506888U (en) | Communication sub-card for sharing by multiple hosts and host system | |
| CN218768139U (en) | Embedded computing device based on VPX | |
| CN219552900U (en) | BMC card and computer equipment | |
| CN214256754U (en) | PCB connecting plate module for data synchronization of fault-tolerant computer | |
| CN222636521U (en) | A data acquisition circuit board for TTE network analyzer | |
| CN221039843U (en) | Combined controller for upper and lower units | |
| CN216434925U (en) | Reconfigurable over-computation ATCA computing blade |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |