CN113291203B - Battery matrix current monitoring control system of electric automobile - Google Patents

Battery matrix current monitoring control system of electric automobile Download PDF

Info

Publication number
CN113291203B
CN113291203B CN202110726533.8A CN202110726533A CN113291203B CN 113291203 B CN113291203 B CN 113291203B CN 202110726533 A CN202110726533 A CN 202110726533A CN 113291203 B CN113291203 B CN 113291203B
Authority
CN
China
Prior art keywords
pin
processing unit
current detection
mcu
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110726533.8A
Other languages
Chinese (zh)
Other versions
CN113291203A (en
Inventor
舒南翔
张欢欢
陈磊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Anhui Jianghuai Automobile Group Corp
Original Assignee
Anhui Jianghuai Automobile Group Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anhui Jianghuai Automobile Group Corp filed Critical Anhui Jianghuai Automobile Group Corp
Priority to CN202110726533.8A priority Critical patent/CN113291203B/en
Publication of CN113291203A publication Critical patent/CN113291203A/en
Application granted granted Critical
Publication of CN113291203B publication Critical patent/CN113291203B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B60—VEHICLES IN GENERAL
    • B60L—PROPULSION OF ELECTRICALLY-PROPELLED VEHICLES; SUPPLYING ELECTRIC POWER FOR AUXILIARY EQUIPMENT OF ELECTRICALLY-PROPELLED VEHICLES; ELECTRODYNAMIC BRAKE SYSTEMS FOR VEHICLES IN GENERAL; MAGNETIC SUSPENSION OR LEVITATION FOR VEHICLES; MONITORING OPERATING VARIABLES OF ELECTRICALLY-PROPELLED VEHICLES; ELECTRIC SAFETY DEVICES FOR ELECTRICALLY-PROPELLED VEHICLES
    • B60L58/00—Methods or circuit arrangements for monitoring or controlling batteries or fuel cells, specially adapted for electric vehicles
    • B60L58/10—Methods or circuit arrangements for monitoring or controlling batteries or fuel cells, specially adapted for electric vehicles for monitoring or controlling batteries
    • B60L58/12—Methods or circuit arrangements for monitoring or controlling batteries or fuel cells, specially adapted for electric vehicles for monitoring or controlling batteries responding to state of charge [SoC]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02T—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO TRANSPORTATION
    • Y02T10/00—Road transport of goods or passengers
    • Y02T10/60—Other road transportation technologies with climate change mitigation effect
    • Y02T10/70—Energy storage systems for electromobility, e.g. batteries

Landscapes

  • Engineering & Computer Science (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Development (AREA)
  • Sustainable Energy (AREA)
  • Power Engineering (AREA)
  • Transportation (AREA)
  • Mechanical Engineering (AREA)
  • Secondary Cells (AREA)
  • Tests Of Electric Status Of Batteries (AREA)

Abstract

The invention discloses a battery matrix current monitoring control system of an electric automobile, which comprises: the battery pack current detection assembly comprises a plurality of battery pack current detection assemblies, a plurality of battery unit current detection assemblies and a current detection master control assembly, each battery unit current detection assembly is respectively connected with the battery pack current detection assemblies and the current detection master control assembly, each battery pack current detection assembly comprises a first MCU operation processing unit, a first AD conversion unit, a second AD conversion unit, a first digital signal transmission isolator unit, a first DC/DC power management unit, an electrolytic capacitor, a plurality of single batteries, a current sensor, a short-circuit fuse, a clock circuit capacitor, a first quartz crystal oscillator and a pulse filter capacitor. The current monitoring and controlling system for the battery matrix of the electric automobile can monitor and control the current of a single battery in the battery matrix of the electric automobile in a vertical mode for 24 hours, can adjust the charging current in real time during quick charging, and ensures the safety and the service life of the battery.

Description

Battery matrix current monitoring control system of electric automobile
Technical Field
The invention relates to the technical field of battery current monitoring, in particular to a battery matrix current monitoring control system of an electric automobile.
Background
In an electric vehicle, the number of battery packs is about several thousands, and it is very necessary to monitor charging and discharging in real time during driving and charging, and especially, it is very necessary to monitor and monitor each single battery, which plays a crucial role in monitoring and controlling in real time during rapid charging. The monitoring data can provide very important data support for the aspects of battery use, process improvement, use safety and the like.
The current battery current monitoring technology is only limited to monitor current of a battery pack, only refers to test, cannot realize accurate test, and cannot find hidden dangers of single problem batteries in time.
Therefore, a battery matrix current monitoring and controlling system for an electric vehicle is needed.
Disclosure of Invention
The invention aims to provide a current monitoring and controlling system for a battery matrix of an electric automobile, which is used for solving the problems in the prior art, can monitor and control the current of a single battery in the battery matrix of the electric automobile within 24 hours, can adjust the charging current in real time during quick charging, and ensures the safety and the service life of the battery.
The invention provides a battery matrix current monitoring and controlling system of an electric automobile, which comprises:
a plurality of battery package current detection subassembly, a plurality of battery unit current detection subassembly and the total control subassembly of current detection, each battery unit current detection subassembly is connected with a plurality of battery package current detection subassembly, the total control subassembly of current detection with each battery unit current detection subassembly is connected, wherein:
each battery pack current detection assembly comprises a first MCU operation processing unit U1, a first AD conversion unit U2, a second AD conversion unit U3, a first digital signal transmission isolator unit U4, a first DC/DC power supply management unit U5, a first electrolytic capacitor E1, a second electrolytic capacitor E2, a plurality of single batteries, a plurality of current sensors, a plurality of short-circuit fuses, a first clock circuit capacitor C1, a second clock circuit capacitor C2, a first quartz crystal oscillator Y1, a first power supply management circuit pulse filter capacitor C3 and a second power supply management circuit pulse filter capacitor C4, one end of each current sensor is grounded, and the other end of each current sensor is respectively connected with each short-circuit fuse and the first AD conversion unit U2, or the second AD conversion unit U3 or the first MCU operation processing unit U1, each short circuit fuse is respectively connected with the negative electrode of each single battery, a first clock circuit capacitor C1, a second clock circuit capacitor C2, a first quartz crystal oscillator Y1 and a first MCU operation processing unit U1 form a first clock circuit, the first MCU operation processing unit U1 is connected with a first AD conversion unit U2, pins of a first digital signal transmission isolator unit U4 are respectively connected with a first DC/DC power supply management unit U5 and the first MCU operation processing unit U1, the first DC/DC power supply management unit U5, a first electrolytic capacitor E1 and a second power supply management circuit pulse filter capacitor C4 form an input filter circuit, and the first DC/DC power supply management unit U5, the second electrolytic capacitor E2 and the first power supply management circuit pulse filter capacitor C3 form an output filter circuit;
each battery unit current detection assembly comprises a second MCU operation processing unit U6, a second digital signal transmission isolator unit U7, a second DC/DC power supply management unit U8, a second quartz crystal oscillator Y2, a fifth clock circuit capacitor C5, a sixth clock circuit capacitor C6, a seventh clock circuit capacitor C7, an eighth clock circuit capacitor C8, a ninth clock circuit capacitor C9, a tenth clock circuit capacitor C10, a third electrolytic capacitor E3, a fourth electrolytic capacitor E4, a first resistor R1, a second resistor R2, a third resistor R3, a fourth resistor R4 and a first inductor L1, the second MCU arithmetic processing unit U6 is respectively connected with each battery pack current detection component, the fifth clock circuit capacitor C5, the sixth clock circuit capacitor C6, the second quartz crystal oscillator Y2 and the second MCU arithmetic processing unit U6 form a second clock circuit, the second MCU arithmetic processing unit U6 is connected with the second digital signal transmission isolator unit U7, a pin of the second digital signal transmission isolator unit U7 is respectively connected with the second DC/DC power supply management unit U8 and the second MCU arithmetic processing unit U6, the second DC/DC power supply management unit U8, the first resistor R1, the third electrolytic capacitor E3 and the ninth clock circuit capacitor C8 form an input filter circuit, the second DC/DC power management unit U8 forms a filter circuit with the first inductor L1 and the tenth clock circuit capacitor C10, the third resistor R3, the fourth resistor R4, the second resistor R2 and the second DC/DC power management unit U8 form a voltage output adjusting circuit, the fourth electrolytic capacitor E4 and the eighth clock circuit capacitor C8 form an output filter circuit;
the current detection general control assembly comprises a third MCU operation processing unit U9, a third DC/DC power management unit U10, a third quartz crystal oscillator Y3, an eleventh clock circuit capacitor C11, a twelfth clock circuit capacitor C12, a thirteenth clock circuit capacitor C13, a fourteenth clock circuit capacitor C14, a fifteenth clock circuit capacitor C15, a sixteenth clock circuit capacitor C16, a fifth electrolytic capacitor E5, a sixth electrolytic capacitor E6, a fifth resistor R5, a sixth resistor R6, a seventh resistor R7, an eighth resistor R8 and a second inductor L2, the third MCU operation processing unit U9 is respectively connected with the battery unit current detection assemblies, the eleventh clock circuit capacitor C11, the twelfth clock circuit capacitor C12, the third quartz crystal oscillator Y3, the third MCU operation processing unit U9, a third clock circuit, a third DC/DC power management unit U10, a fifth resistor R5, a fifth electrolytic capacitor E5, a fifteenth clock circuit capacitor C15, a sixth clock circuit capacitor R6, a sixteenth clock circuit capacitor R6, a sixth capacitor R6, a fourteenth filter circuit R2, a sixth DC/DC power management unit U10, a sixteenth filter circuit output circuit DC/DC output circuit, a fourteenth filter circuit R6, a fourteenth filter circuit R2 and a sixth filter circuit.
The battery matrix current monitoring and controlling system of the electric vehicle as described above, wherein preferably, the first MCU operation processing unit U1, and/or the second MCU operation processing unit U6, and/or the third MCU operation processing unit U9 includes a domestic hua large semiconductor integrated circuit 32-bit single chip microcomputer with a model number of HC32F146F8 TA; the first AD conversion unit U2 and/or the second AD conversion unit U3 comprise/comprises a domestic China bulk semiconductor integrated circuit analog-to-digital converter with the model number of BLAD14Q 80; the first digital signal transmission isolator unit U4 and/or the second digital signal transmission isolator unit U7 comprise a Chinese large semiconductor integrated circuit two-channel digital isolator with the model number of BLD7720 AH; the first DC/DC power management unit U5, the second DC/DC power management unit U8 and/or the third DC/DC power management unit U10 comprise a Chinese large semiconductor integrated circuit DC/DC power manager with the model number BL 8062.
The battery matrix current monitoring and control system of the electric vehicle as described above, preferably, the number of the single battery corresponding to each battery pack current detection assembly is 20, each battery pack current detection assembly is BT01-BT20, the number of the current sensor is 20, each battery pack current detection assembly is CR01-CR20, the number of the short circuit fuse is 20, each short circuit fuse is F01-F20, the current sensor includes a manganin current sensor, the number of the battery pack current detection assembly corresponding to each battery cell current detection assembly is 20, each battery pack current detection assembly is CC01-CC20, and the number of the battery cell current detection assemblies is 5, each battery cell current detection assembly is BC-D1-BC-D5.
The battery matrix current monitoring and controlling system of the electric vehicle as described above, wherein preferably, one end of each of the current sensors CR01-CR20 is connected to the ground GND1, the other end of the first current sensor CR01 is connected to the VIN-A terminals of the first short-circuit fuse F01 and the first AD converting unit U2, respectively, the other end of the second current sensor CR02 is connected to the VIN-B terminals of the second short-circuit fuse F02 and the first AD converting unit U2, respectively, the other end of the third current sensor CR03 is connected to the VIN-C terminals of the F03 short-circuit fuse and the first AD converting unit U2, respectively, the other end of the fourth current sensor CR04 is connected to the VIN-D terminals of the fourth short-circuit fuse F04 and the first AD converting unit U2, respectively, the other end of the fifth current sensor CR05 is connected to the VIN-A terminals of the fifth short-circuit fuse F05 and the second AD converting unit U3, the other end of the sixth current sensor CR06 is connected to VIN-B ends of the sixth short-circuit fuse F06 and the second AD conversion unit U3, the other end of the seventh current sensor CR07 is connected to VIN-C ends of the seventh short-circuit fuse F07 and the second AD conversion unit U3, the other end of the eighth current sensor CR08 is connected to VIN-D ends of the eighth short-circuit fuse F08 and the second AD conversion unit U3, the other end of the ninth current sensor CR09 is connected to pin 21 of the AD collection port of the bit monolithic computer U1, the other end of the tenth current sensor CR10 is connected to pin 22 of the AD collection port of the first MCU arithmetic processing unit U1 and the tenth short-circuit fuse F10, the other end of the eleventh current sensor CR11 is connected to pin 32 of the AD collection port of the first MCU arithmetic processing unit U1 and the eleventh short-circuit fuse F11, the other end of the twelfth current sensor CR12 is connected to a twelfth short-circuit fuse F12 and a pin 31 of the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the thirteenth current sensor CR13 is connected to a thirteenth short-circuit fuse F13 and a pin 30 of the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the fourteenth current sensor CR14 is connected to a fourteenth short-circuit fuse F14 and a pin 29 of the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the fifteenth current sensor CR15 is connected to a fifteenth short-circuit fuse F15 and a pin 28 of the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the sixteenth current sensor CR16 is connected to a sixteenth short-circuit fuse F16 and a pin 27 of the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the seventeenth current sensor CR17 is connected with a seventeenth short-circuit fuse F17 and a pin 26 of an AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the eighteenth current sensor CR18 is connected with a pin 25 of the eighteenth short-circuit fuse F18 and the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the nineteenth current sensor CR19 is connected with a pin 24 of the nineteenth short-circuit fuse F19 and the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the twentieth current sensor CR20 is connected with a pin 23 of the twentieth short-circuit fuse F20 and the AD acquisition port of the first MCU arithmetic processing unit U1, and each of the short-circuit fuses F01-F20 is connected with a negative electrode of each of the single batteries BT01-BT 20.
The above-mentioned electric vehicle battery matrix current monitoring control system, wherein preferably, the first clock circuit capacitor C1, the second clock circuit capacitor C2, the first quartz crystal oscillator Y1 and the 9 th pin and the 10 th pin of the first MCU arithmetic processing unit U1 constitute a first clock circuit with a frequency of 8MHz, the 1 st pin of the first MCU arithmetic processing unit U1 is connected to the clock interface SCLK of the second AD conversion unit U3, the 2 nd pin of the first MCU arithmetic processing unit U1 is connected to the DATA interface SDIO of the second AD conversion unit U3, the 3 rd pin of the first MCU arithmetic processing unit U1 is connected to the clock interface SCLK of the first AD conversion unit U2, the 4 th pin of the first MCU arithmetic processing unit U1 is connected to the DATA interface SDIO of the first AD conversion unit U2, a 1 st pin VDD1 of the first digital signal transmission isolator unit U4 is connected with a 3 rd pin voltage stabilizing output end of the first DC/DC power management unit U5, a 2 nd pin VIA (DATA) of the first digital signal transmission isolator unit U4 is connected with a 14 th pin of the first MCU operation processing unit U1, a 3 rd pin VIB (clock) of the first digital signal transmission isolator unit U4 is connected with a 13 th pin of the first MCU operation processing unit U1, a 4 th pin GND1 of the first digital signal transmission isolator unit U4 is connected with a reference grounding GND1, a 5 th pin GND2 of the first digital signal transmission isolator unit U4 is connected with a grounding end GND of a previous-stage battery unit current detection component, a 6 th pin VOB (DATA) of the first digital signal transmission isolator unit U4 is connected with a singlechip DATA port connected with the previous-stage battery unit current detection component, the 7 th pin VOA (clock) of the first digital signal transmission isolator unit U4 is connected with a single chip microcomputer data port of the current detection assembly of the previous-stage battery unit, the 8 th pin GND2 of the first digital signal transmission isolator unit U4 is connected with the VDD of the current detection assembly of the previous-stage battery unit, the 1 st pin of the first DC/DC power management unit U5 is connected with the first electrolytic capacitor E1 and the second power management circuit pulse filter capacitor C4 to form an input filter circuit, and the 3 rd pin of the first DC/DC power management unit U5 is connected with the second electrolytic capacitor E2 and the first power management circuit pulse filter capacitor C3 to form an output filter circuit.
The battery matrix current monitoring and controlling system of the electric vehicle as described above, wherein preferably, the 4 th pin CC _ GND of each battery pack current detecting component CC01-CC20 is connected to the reference ground BC _ GND, the 1 st pin CC _ VDD of each battery pack current detecting component CC01-CC20 is connected to the voltage stabilizing integrated circuit for voltage stabilizing output, and is connected to the fourth electrolytic capacitor E4, the third resistor R3, the first inductor L1 and the 1 st, 32 th, 33 th and 34 th pins of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the first battery pack current detecting component CC01 is connected to the 7 th pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the first battery pack current detecting component CC01 is connected to the 6 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the second battery pack current detecting component CC02 is connected to the 5 th pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the second battery pack current detection assembly CC02 is connected with the 4 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the third battery pack current detection assembly CC03 is connected with the 3 rd pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the third battery pack current detection assembly CC03 is connected with the 2 nd pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the fourth battery pack current detection assembly CC04 is connected with the 63 rd pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the fourth battery pack current detection assembly CC04 is connected with the 62 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the fifth battery pack current detection assembly CC05 is connected with the 61 th pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the fifth battery pack current detection assembly CC05 is connected with the 60 th pin of the second MCU operation processing unit U6, the pin 2 CC _ DATA of the sixth battery pack current detection component CC06 is connected to the pin 59 of the second MCU arithmetic processing unit U6, the pin 3 CC _ clock of the sixth battery pack current detection component CC06 is connected to the pin 58 of the second MCU arithmetic processing unit U6, the pin 2 CC _ DATA of the seventh battery pack current detection component CC07 is connected to the pin 57 of the second MCU arithmetic processing unit U6, the pin 3 CC _ clock of the seventh battery pack current detection component CC07 is connected to the pin 56 of the second MCU arithmetic processing unit U6, the pin 2 CC _ DATA of the eighth battery pack current detection component CC08 is connected to the pin 55 of the second MCU arithmetic processing unit U6, the pin 3 CC _ clock of the eighth battery pack current detection component CC08 is connected to the pin 54 of the second MCU arithmetic processing unit U6, the pin 2 CC _ DATA of the ninth battery pack current detection component CC09 is connected to the pin 53 of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the ninth battery pack current detection assembly CC09 is connected to the 52 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the tenth battery pack current detection assembly CC10 is connected to the 51 st pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the tenth battery pack current detection assembly CC10 is connected to the 50 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the eleventh battery pack current detection assembly CC11 is connected to the 40 th pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the eleventh battery pack current detection assembly CC11 is connected to the 39 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the twelfth battery pack current detection assembly CC12 is connected to the 38 th pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the twelfth battery pack current detection assembly CC12 is connected to the 37 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the thirteenth battery pack current detection component CC13 is connected to the 36 th pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the thirteenth battery pack current detection component CC13 is connected to the 35 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the fourteenth battery pack current detection component CC14 is connected to the 29 th pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the fourteenth battery pack current detection component CC14 is connected to the 28 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the fifteenth battery pack current detection component CC15 is connected to the 27 th pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the fifteenth battery pack current detection component CC15 is connected to the 26 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the sixteenth battery pack current detection component CC16 is connected to the 25 th pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the sixteenth battery pack current detection component CC16 is connected with the 24 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the seventeenth battery pack current detection component CC17 is connected with the 23 rd pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the seventeenth battery pack current detection component CC17 is connected with the 22 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the eighteenth battery pack current detection component CC18 is connected with the 21 st pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the eighteenth battery pack current detection component CC18 is connected with the 12 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the nineteenth battery pack current detection component CC19 is connected with the 11 th pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the nineteenth battery pack current detection component CC19 is connected with the 10 th pin 10 of the second MCU arithmetic processing unit U6, a pin 2 CC _ DATA of the twentieth battery pack current detection component CC20 is connected to a pin 9 of the second MCU arithmetic processing unit U6, a pin 3 CC _ clock of the twentieth battery pack current detection component CC20 is connected to a pin 8 of the second MCU arithmetic processing unit U6, and the fifth clock circuit capacitor C5, the sixth clock circuit capacitor C6, the second quartz crystal oscillator Y2, and a pin 17 and a pin 18 of the second MCU arithmetic processing unit U6 constitute a second clock circuit of 8 MHz.
The battery matrix current monitoring and controlling system of the electric vehicle as described above, wherein preferably, the 48 th pin of the second MCU computing processing unit U6 is connected to the 3 rd pin interface of the second digital signal transmission isolator unit U7, the 1 st pin VDD1 of the second digital signal transmission isolator unit U7 is connected to the second DC/DC power management unit U8 for output VIA the regulated voltage output terminal VDD of the first inductor L1, the 2 nd pin VIA (DATA) of the second digital signal transmission isolator unit U7 is connected to the 49 th pin of the second MCU computing processing unit U6, the 3 rd pin VIB (clock) of the second digital signal transmission isolator unit U7 is connected to the 48 th pin of the second MCU computing processing unit U6, the 4 th pin BC 1 of the second digital signal transmission isolator unit U7 is connected to the reference ground GND _ GND, the 5 th pin 2 of the second digital signal transmission isolator unit U7 is connected to the GND of the upper stage of current detection general control component, the 6 th pin VOB (DATA) of the second digital signal transmission isolator unit U7 is connected with the DATA port of the third MCU operation processing unit U9 of the previous stage current detection general control assembly, the 7 th pin VOA (clock) of the DATA isolation integrated circuit U2 is connected with the DATA port of the third MCU operation processing unit U9 of the previous stage current detection general control assembly, the 8 th pin GND2 of the second digital signal transmission isolator unit U7 is connected with the VDD of the previous stage current detection general control assembly, the 3 rd pin of the second DC/DC power supply management unit U8, the first resistor R1, the third electrolytic capacitor E3 and the ninth clock circuit capacitor C9 form an input filter circuit, the 2 nd pin of the second DC/DC power supply management unit U8, the first inductor L1 and the tenth clock circuit capacitor C10 form a filter circuit, the third resistor R3, the fourth resistor R4, the second resistor R2 and the 4 th pin of the second DC/DC power supply management unit U8 form a voltage output adjusting circuit The fourth electrolytic capacitor E4 and the eighth clock circuit capacitor C8 form an output filter circuit.
In the above-mentioned electric vehicle battery matrix current monitoring and controlling system, preferably, the 2 nd pin BC _ GND of each battery cell current detecting assembly BC-D1-BC-D5 is connected to the ground GND, the 1 st pin BC _ VCC of each battery cell current detecting assembly BC-D1-BC-D5 is connected to the voltage stabilizing integrated circuit for stabilizing the voltage, and is connected to the sixth electrolytic capacitor E6, the seventh resistor R7, the second inductor L2 and the 1 st, 32 nd, 33 rd and 34 th pins of the third MCU arithmetic processing unit U9, the 3 rd pin BC _ DATA of the first battery cell current detecting assembly BC-D1 is connected to the 3 rd pin of the third MCU arithmetic processing unit U9, the 4 th pin BC _ clock of the first battery cell current detecting assembly BC-D1 is connected to the 2 nd pin of the third MCU arithmetic processing unit U9, the 3 rd pin BC _ DATA of the second battery cell current detecting assembly BC-D2 is connected to the third MCU arithmetic processing unit U63, the 4 th pin BC _ clock of the second battery cell current detection assembly BC-D2 is connected with the 62 th pin of the third MCU operational processing unit U9, the 3 rd pin BC _ DATA of the third battery cell current detection assembly BC-D3 is connected with the 61 th pin of the third MCU operational processing unit U9, the 4 th pin BC _ clock of the third battery cell current detection assembly BC-D3 is connected with the 60 th pin of the third MCU operational processing unit U9, the 3 rd pin BC _ DATA of the fourth battery cell current detection assembly BC-D4 is connected with the 59 th pin of the third MCU operational processing unit U9, the 4 th pin BC _ clock of the fourth battery cell current detection assembly BC-D4 is connected with the 58 th pin of the third MCU operational processing unit U9, the 3 rd pin BC _ DATA of the fifth battery cell current detection assembly BC-D5 is connected with the 57 th pin of the third MCU operational processing unit U9, the 4 th pin BC _ clock of the fifth battery cell current detection assembly BC-D5 is connected with the 56 th pin of the third MCU arithmetic processing unit U9.
The electric vehicle battery matrix current monitoring and controlling system as described above, wherein preferably, the eleventh clock circuit capacitor C11, the twelfth clock circuit capacitor C12 and the third quartz crystal oscillator Y3 form a third clock circuit with a frequency of 8MHz with the 17 th pin and the 18 th pin of the third MCU arithmetic processing unit U9, the 48 th pin display _ DATA of the third MCU arithmetic processing unit U9 is connected to the display driving output interface terminal, the 47 th pin display _ clock of the third MCU arithmetic processing unit U9 is connected to the display clock interface terminal, the 46 th pin control _ DATA of the third MCU arithmetic processing unit U9 is connected to the control DATA port, the 45 th pin control _ clock of the third MCU arithmetic processing unit U9 is connected to the control clock interface terminal, a 44 th pin drive _ DATA of the third MCU operation processing unit U9 is connected to a drive DATA port, a 43 th pin drive _ clock of the third MCU operation processing unit U9 is connected to a drive clock interface, a 3 rd pin of the third DC/DC power management unit U10, a fifth resistor R5, a fifth electrolytic capacitor E5 and a fifteenth clock circuit capacitor C15 form an input filter circuit, a 2 nd pin of the third DC/DC power management unit U10, a second inductor L2 and a sixteenth clock circuit capacitor C16 form a filter circuit, a seventh resistor R7, an eighth resistor R8, a sixth resistor R6, and a 4 th pin of the third DC/DC power management unit U10 form a voltage output adjustment circuit, and a sixth electrolytic capacitor E6 and a fourteenth clock circuit capacitor C14 form an output filter circuit.
The electric vehicle battery matrix current monitoring control system as described above, preferably, data and clock signals are transmitted between the battery pack current detection assembly and the battery unit current detection assembly through the first MCU operation processing unit U1 and the second MCU operation processing unit U6, and data and clock signals are transmitted between the battery unit current detection assembly and the current detection general control assembly through the second MCU operation processing unit U6 and the third MCU operation processing unit U9.
The invention provides a current monitoring and controlling system for a battery matrix of an electric vehicle, which can monitor and control the current of a single battery in the battery matrix of the electric vehicle for 24 hours in a charging mode, a discharging mode and a parking mode through a battery pack current detecting assembly, a battery unit current detecting assembly and a current detecting master control assembly which are vertically arranged, can adjust the charging current in real time during quick charging, and ensures the safety and the service life of the battery.
Drawings
To make the objects, technical solutions and advantages of the present invention more apparent, the present invention will be further described with reference to the accompanying drawings, in which:
FIG. 1 is a block diagram of an embodiment of a battery matrix current monitoring and controlling system of an electric vehicle according to the present invention;
FIG. 2 is a circuit diagram of an embodiment of a battery pack current detection assembly of the battery matrix current monitoring and controlling system of the electric vehicle according to the present invention;
FIG. 3 is a circuit diagram of an embodiment of a battery cell current detection assembly of the electric vehicle battery matrix current monitoring and control system according to the present invention;
fig. 4 is a circuit diagram of an embodiment of a current detection master control component of the electric vehicle battery matrix current monitoring control system provided by the invention.
Detailed Description
Various exemplary embodiments of the present disclosure will now be described in detail with reference to the accompanying drawings. The description of the exemplary embodiments is merely illustrative and is in no way intended to limit the disclosure, its application, or uses. The present disclosure may be embodied in many different forms and is not limited to the embodiments described herein. These embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art. It should be noted that: the relative arrangement of parts and steps, the composition of materials, numerical expressions and numerical values set forth in these embodiments are to be construed as merely illustrative, and not as limitative, unless specifically stated otherwise.
"first", "second" used in the present disclosure: and the like, do not denote any order, quantity, or importance, but rather are used to distinguish one element from another. The word "comprising" or "comprises", and the like, means that the element preceding the word covers the element listed after the word, and does not exclude the possibility that other elements are also covered. "upper", "lower", and the like are used merely to indicate relative positional relationships, and when the absolute position of the object being described is changed, the relative positional relationships may also be changed accordingly.
In the present disclosure, when a specific component is described as being located between a first component and a second component, there may or may not be intervening components between the specific component and the first component or the second component. When it is described that a specific component is connected to other components, the specific component may be directly connected to the other components without having an intervening component, or may be directly connected to the other components without having an intervening component.
All terms (including technical or scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure belongs unless specifically defined otherwise. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
Techniques, methods, and apparatus known to one of ordinary skill in the relevant art may not be discussed in detail, but are intended to be part of the specification where appropriate.
As shown in fig. 1, the present invention further provides a battery matrix current monitoring and controlling system for an electric vehicle, including:
a plurality of battery package current detection subassembly (C layer) 1, a plurality of battery unit current detection subassembly (B layer) 2 and the total subassembly of current detection (A layer) 3, each battery unit current detection subassembly 2 and a plurality of battery package current detection subassembly 1 is connected, the total subassembly of current detection 3 and each battery unit current detection subassembly 2 is connected, wherein:
as shown in fig. 2, each battery pack current detection assembly 1 includes a first MCU operation processing unit U1, a first AD conversion unit U2, a second AD conversion unit U3, a first digital signal transmission isolator unit U4, a first DC/DC power management unit U5, a first electrolytic capacitor E1, a second electrolytic capacitor E2, a plurality of single batteries, a plurality of current sensors, a plurality of short-circuit fuses, a first clock circuit capacitor C1, a second clock circuit capacitor C2, a first quartz crystal oscillator Y1, a first power management circuit pulse filter capacitor C3, a second power management circuit pulse filter capacitor C4, one end of each current sensor is grounded, the other end is connected to each short-circuit fuse and the first AD conversion unit U2, or the second AD conversion unit U3 or the first MCU operation processing unit U1, each short-circuit fuse is connected to the negative electrode of each single battery, the first clock circuit capacitor C1, the second clock circuit capacitor C2, the first quartz crystal oscillator Y1 and the first MCU arithmetic processing unit U1 form a first clock circuit, the first MCU arithmetic processing unit U1 is connected with the first AD conversion unit U2, the pin of the first digital signal transmission isolator unit U4 is respectively connected with the first DC/DC power supply management unit U5 and the first MCU arithmetic processing unit U1, the first DC/DC power supply management unit U5, the first electrolytic capacitor E1 and the second power supply management circuit pulse filter capacitor C4 form an input filter circuit, the first DC/DC power supply management unit U5, the second electrolytic capacitor E2 and the first power supply management circuit pulse filter capacitor C3 form an output filter circuit;
as shown in fig. 3, each battery unit current detection assembly 2 includes a second MCU operation processing unit U6, a second digital signal transmission isolator unit U7, a second DC/DC power management unit U8, a second quartz crystal oscillator Y2, a fifth clock circuit capacitor C5, a sixth clock circuit capacitor C6, a seventh clock circuit capacitor C7, an eighth clock circuit capacitor C8, a ninth clock circuit capacitor C9, a tenth clock circuit capacitor C10, a third electrolytic capacitor E3, a fourth electrolytic capacitor E4, a first resistor R1, a second resistor R2, a third resistor R3, a fourth resistor R4, and a first inductor L1, the second MCU arithmetic processing unit U6 is respectively connected with the battery pack current detection components, the fifth clock circuit capacitor C5, the sixth clock circuit capacitor C6, the second quartz crystal oscillator Y2 and the second MCU arithmetic processing unit U6 form a second clock circuit, the second MCU arithmetic processing unit U6 is connected with the second digital signal transmission isolator unit U7, a pin of the second digital signal transmission isolator unit U7 is respectively connected with the second DC/DC power supply management unit U8 and the second MCU arithmetic processing unit U6, the second DC/DC power supply management unit U8, the first resistor R1, the third electrolytic capacitor E3 and the ninth clock circuit capacitor C8 form an input filter circuit, the second DC/DC power management unit U8 forms a filter circuit with the first inductor L1 and the tenth clock circuit capacitor C10, the third resistor R3, the fourth resistor R4, the second resistor R2 and the second DC/DC power management unit U8 form a voltage output adjusting circuit, the fourth electrolytic capacitor E4 and the eighth clock circuit capacitor C8 form an output filter circuit;
as shown in fig. 4, the current detection general control component 3 includes a third MCU operation processing unit U9, a third DC/DC power management unit U10, a third quartz crystal oscillator Y3, an eleventh clock circuit capacitor C11, a twelfth clock circuit capacitor C12, a thirteenth clock circuit capacitor C13, a fourteenth clock circuit capacitor C14, a fifteenth clock circuit capacitor C15, a sixteenth clock circuit capacitor C16, a fifth electrolytic capacitor E5, a sixth electrolytic capacitor E6, a fifth resistor R5, a sixth resistor R6, a seventh resistor R7, an eighth resistor R8 and a second inductor L2, the third MCU operation processing unit U9 is respectively connected to each of the battery unit current detection components, an eleventh clock circuit capacitor C11, a twelfth clock circuit capacitor C12, a third quartz crystal oscillator Y3 and a third MCU operation processing unit U9 form a third clock circuit, a third DC/DC power supply management unit U10, a fifth resistor R5, a fifth electrolytic capacitor E5 and a fifteenth clock circuit capacitor C15 form an input filter circuit, the third DC/DC power supply management unit U10, a second inductor L2 and a sixteenth clock circuit capacitor C16 form a filter circuit, a seventh resistor R7, an eighth resistor R8, a sixth resistor R6 and the third DC/DC power supply management unit U10 form a voltage output adjusting circuit, and the sixth electrolytic capacitor E6 and a fourteenth clock circuit capacitor C14 form an output filter circuit.
The first MCU arithmetic processing unit U1, and/or the second MCU arithmetic processing unit U6, and/or the third MCU arithmetic processing unit U9 comprise a domestic large semiconductor integrated circuit 32-bit singlechip with the model number of HC32F146F8 TA; the first AD conversion unit U2 and/or the second AD conversion unit U3 comprise/comprises a domestic China large semiconductor integrated circuit analog-to-digital converter with the model number of BLAD14Q 80; the first digital signal transmission isolator unit U4 and/or the second digital signal transmission isolator unit U7 comprise a Chinese large semiconductor integrated circuit two-channel digital isolator with the model number of BLD7720 AH; the first DC/DC power management unit U5, the second DC/DC power management unit U8 and/or the third DC/DC power management unit U10 comprise a domestic China large semiconductor integrated circuit DC/DC power manager with the model number of BL8062, and chips adopted in the invention are domestic chips, so that technical monopoly of other countries can be avoided.
Further, in an embodiment of the present invention, the number of the single battery corresponding to each battery pack current detection assembly is 20, the number of the single battery is BT01-BT20, the number of the current sensor is 20, the number of the short-circuit fuse is CR01-CR20, the number of the short-circuit fuse is F01-F20, the current sensor includes a manganin current sensor, the number of the battery pack current detection assembly corresponding to each battery cell current detection assembly is 20, the number of the battery cell current detection assemblies is CC01-CC20, the number of the battery cell current detection assemblies is 5, and the number of the battery cell current detection assemblies is BC-D1-BC-D5.
Further, as shown in FIG. 2, one end of each of the current sensors CR01-CR20 is connected to the ground GND1, the other end of the first current sensor CR01 is connected to VIN-A terminals of the first short-circuit fuse F01 and the first AD conversion unit U2, respectively, the other end of the second current sensor CR02 is connected to VIN-B terminals of the second short-circuit fuse F02 and the first AD conversion unit U2, respectively, the other end of the third current sensor CR03 is connected to VIN-C terminals of the F03 short-circuit fuse and the first AD conversion unit U2, respectively, the other end of the fourth current sensor CR04 is connected to VIN-D terminals of the fourth short-circuit fuse F04 and the first AD conversion unit U2, respectively, the other end of the fifth current sensor CR05 is connected to VIN-A terminals of the fifth short-circuit fuse F05 and the second AD conversion unit U3, respectively, the other end of the sixth current sensor CR06 is connected to VIN-B terminals of the sixth short-circuit fuse F06 and the second AD conversion unit U3, the other end of the seventh current sensor CR07 is connected to VIN-C terminals of the seventh short-circuit fuse F07 and the second AD conversion unit U3, the other end of the eighth current sensor CR08 is connected to VIN-D terminals of the eighth short-circuit fuse F08 and the second AD conversion unit U3, the other end of the ninth current sensor CR09 is connected to pins of the ninth short-circuit fuse F09 and the AD collection port 21 of the single-chip microcomputer U1, the other end of the tenth current sensor CR10 is connected to pins of the tenth short-circuit fuse F10 and the AD collection port 22 of the first MCU arithmetic processing unit U1, the other end of the eleventh current sensor CR11 is connected to pins of the eleventh short-circuit fuse F11 and the AD collection port 32 of the first MCU arithmetic processing unit U1, and the other end of the twelfth current sensor CR12 is connected to pins of the twelfth short-circuit fuse F12 and the AD collection port 32 of the first MCU arithmetic processing unit U1, respectively The other end of the thirteenth current sensor CR13 is respectively connected with a thirteenth short-circuit fuse F13 and a pin 30 of an AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the fourteenth current sensor CR14 is respectively connected with a fourteenth short-circuit fuse F14 and a pin 29 of an AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the fifteenth current sensor CR15 is respectively connected with a fifteenth short-circuit fuse F15 and a pin 28 of an AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the sixteenth current sensor CR16 is respectively connected with a sixteenth short-circuit fuse F16 and a pin 27 of an AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the seventeenth current sensor CR17 is connected with a seventeenth short-circuit fuse F17 and a pin 26 of an AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the eighteenth current sensor CR18 is connected with a pin 25 of the eighteenth short-circuit fuse F18 and the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the nineteenth current sensor CR19 is connected with a pin 24 of the nineteenth short-circuit fuse F19 and the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the twentieth current sensor CR20 is connected with a pin 23 of the twentieth short-circuit fuse F20 and the AD acquisition port of the first MCU arithmetic processing unit U1, and each of the short-circuit fuses F01-F20 is connected with a negative electrode of each of the single batteries BT01-BT 20.
Furthermore, as shown in fig. 2, the first clock circuit capacitor C1, the second clock circuit capacitor C2, the first quartz crystal oscillator Y1, and the 9 th pin and the 10 th pin of the first MCU operation processing unit U1 constitute a first clock circuit with a frequency of 8MHz, the 1 st pin of the first MCU operation processing unit U1 is connected to the clock interface SCLK of the second AD conversion unit U3, the 2 nd pin of the first MCU operation processing unit U1 is connected to the DATA interface SDIO of the second AD conversion unit U3, the 3 rd pin of the first MCU operation processing unit U1 is connected to the clock interface SCLK of the first AD conversion unit U2, the 4 th pin of the first MCU operation processing unit U1 is connected to the DATA interface SDIO of the first AD conversion unit U2, the 1 st pin 1 of the first digital signal transmission isolator unit U4 is connected to the 3 rd pin VDD output terminal of the first DC/DC power management unit U5, a 2 nd pin VIA (DATA) of the first digital signal transmission isolator unit U4 is connected with a 14 th pin of the first MCU arithmetic processing unit U1, a 3 rd pin VIB (clock) of the first digital signal transmission isolator unit U4 is connected with a 13 th pin of the first MCU arithmetic processing unit U1, a 4 th pin GND1 of the first digital signal transmission isolator unit U4 is connected with a reference ground GND1, a 5 th pin GND2 of the first digital signal transmission isolator unit U4 is connected with a ground terminal GND of a previous-stage battery unit current detection assembly, a 6 th pin VOB (DATA) of the first digital signal transmission isolator unit U4 is connected with a single chip microcomputer DATA port connected with the previous-stage battery unit current detection assembly, a 7 th pin VOA (clock) of the first digital signal transmission isolator unit U4 is connected with a previous-stage battery unit current detection assembly The data port of the single chip microcomputer is connected, the 8 th pin GND2 of the first digital signal transmission isolator unit U4 is connected with the VDD of the current detection component of the previous-stage battery unit, the 1 st pin of the first DC/DC power management unit U5, the first electrolytic capacitor E1 and the second power management circuit pulse filter capacitor C4 form an input filter circuit, and the 3 rd pin of the first DC/DC power management unit U5, the second electrolytic capacitor E2 and the first power management circuit pulse filter capacitor C3 form an output filter circuit.
The operation principle of the battery pack current detection assembly (C layer) 1 is that A YIN-A port of A first AD conversion unit U2 is connected with one end of A first current sensor CR01 and A first short-circuit fuse F01 and is used for detecting current change parameters of A first single battery BT01, A YIN-B port of A first AD conversion unit U2 is connected with one end of A second current sensor CR02 and A second short-circuit fuse F02 and is used for detecting current change parameters of A second single battery BT02, A YIN-C port of the first AD conversion unit U2 is connected with one end of A third current sensor CR03 and one end of A third short-circuit fuse F03 and is used for detecting current change parameters of A third single battery BT03, A YIN-D port of the first AD conversion unit U2 is connected with one end of A fourth current sensor CR04 and A fourth short-circuit fuse F04 and is used for detecting current change parameters of A fourth single battery BT04, A YIN-A port of the second AD conversion unit U3 is connected with one end of A fifth current sensor CR05 and one end of A fifth short-circuit fuse F04 and is connected with one end of A ninth short-C fuse F08 and is used for detecting current change parameters of A ninth short-C conversion unit CR07, A ninth short-C conversion unit U3 and A ninth short-C conversion unit CR06 and is used for detecting current change parameters of A sixth short-C conversion unit CR 3 and A fifth short-C conversion unit CR06, A sixth short-C conversion unit CR 3 and A current detection unit CR 3 and A sixth short-C conversion unit CR06, for detecting the current variation parameter of the ninth single battery BT09, the 22 nd pin AD collecting port of the first MCU arithmetic processing unit U1 is connected to one end of the tenth current sensor CR10 and the tenth short-circuit fuse F10 for detecting the current variation parameter of the tenth single battery BT10, the 32 nd pin AD collecting port of the first MCU arithmetic processing unit U1 is connected to one end of the eleventh current sensor CR11 and the eleventh short-circuit fuse F11 for detecting the current variation parameter of the eleventh single battery BT11, the 31 st pin AD collecting port of the first MCU arithmetic processing unit U1 is connected to one end of the twelfth current sensor CR12 and the twelfth short-circuit fuse F12 for detecting the current variation parameter of the twelfth single battery BT12, the 30 th pin AD collecting port of the first MCU arithmetic processing unit U1 is connected to one end of the thirteenth current sensor CR13 and the thirteenth short-circuit fuse F13 for detecting the current variation parameter of the thirteenth single battery BT13, a 29 th pin AD acquisition port of the first MCU arithmetic processing unit U1 is connected with one end of a fourteenth current sensor CR14 and one end of a fourteenth short-circuit fuse F14 and is used for detecting the current change parameters of the fourteenth single battery BT14, a 28 th pin AD acquisition port of the first MCU arithmetic processing unit U1 is connected with one end of a fifteenth current sensor CR15 and one end of a fifteenth short-circuit fuse F15 and is used for detecting the current change parameters of the fifteenth single battery BT15, a 27 th pin AD acquisition port of the first MCU arithmetic processing unit U1 is connected with one end of a sixteenth current sensor CR16 and one end of a sixteenth short-circuit fuse F16 and is used for detecting the current change parameters of the sixteenth single battery BT16, a 26 th pin AD acquisition port of the first MCU arithmetic processing unit U1 is connected with one end of a seventeenth current sensor CR17 and one end of a seventeenth short-circuit fuse F17 and is used for detecting the current change parameters of the single battery BT17, a 25 th pin AD acquisition port of the first MCU arithmetic processing unit U1 is connected with one end of an eighteenth current sensor CR18 and an eighteenth short-circuit fuse F18 and is used for detecting the current change parameters of an eighteenth single battery BT18, a 24 th pin AD acquisition port of the first MCU arithmetic processing unit U1 is connected with one end of a nineteenth current sensor CR19 and one end of a nineteenth short-circuit fuse F19 and is used for detecting the current change parameters of a nineteenth single battery BT19, a 23 th pin AD acquisition port of the first MCU arithmetic processing unit U1 is connected with one end of a twentieth current sensor CR20 and one end of a twentieth short-circuit fuse F20 and is used for detecting the current change parameters of a twentieth single battery BT20, a 9 th pin, a 10 th pin, a first clock circuit capacitor C1, a second clock circuit capacitor C2 and a first quartz crystal oscillator Y1 of the first MCU arithmetic processing unit U1 form a crystal oscillator circuit (namely a first clock circuit), the 4 th pin of the first MCU operation processing unit U1 is connected with the data output port SDIO of the first AD conversion unit U2, the 3 rd pin of the first MCU operation processing unit U1 is connected with the clock output port SLCK of the first AD conversion unit U2, the 2 nd pin of the first MCU operation processing unit U1 is connected with the data output port SDIO of the second AD conversion unit U3, the 1 st pin of the first MCU operation processing unit U1 is connected with the clock output port SCLK of the second AD conversion unit U3, the 14 th pin of the singlechip I/O port of the first MCU operation processing unit U1 is connected with the 2 nd pin VIA of the first digital signal transmission isolator unit for transmitting data signals to the upper level (B layer), the chip can isolate 8KV voltage, the 13 th pin of the singlechip I/O port of the first MCU operation processing unit U1 is connected with the 3 rd pin VIB of the first digital signal transmission isolator unit U4 for transmitting clock signals to the upper level (B layer), a 7 th pin VIA of the first digital signal transmission isolator unit U4 transmits a data signal to the upper stage (layer B), and a 6 th pin VIB of the first digital signal transmission isolator unit U4 transmits a clock signal to the upper stage (layer B).
Furthermore, as shown in fig. 3, the 4 th pin CC _ GND of each battery pack current detection assembly CC01-CC20 is connected to the reference ground BC _ GND, the 1 st pin CC _ VDD of each battery pack current detection assembly CC01-CC20 is connected to the voltage stabilization output of the voltage stabilization integrated circuit, and is connected to the fourth electrolytic capacitor E4, the third resistor R3, the first inductor L1 and the 1 st, 32 th, 33 th and 34 th pins of the second MCU calculation processing unit U6, the 2 nd pin CC _ DATA of the first battery pack current detection assembly CC01 is connected to the 7 th pin of the second MCU calculation processing unit U6, the 3 rd pin CC _ clock of the first battery pack current detection assembly CC01 is connected to the 6 th pin of the second MCU calculation processing unit U6, the 2 nd pin CC _ DATA of the second battery pack current detection assembly CC02 is connected to the 5 th pin of the second MCU calculation processing unit U6, the second pin CC _ 3 _ clock of the second battery pack current detection assembly CC02 is connected to the second MCU calculation processing unit U6, the pin 2 CC _ DATA of the third battery pack current detection assembly CC03 is connected to the pin 3 of the second MCU operation processing unit U6, the pin 3 CC _ clock of the third battery pack current detection assembly CC03 is connected to the pin 2 of the second MCU operation processing unit U6, the pin 2 CC _ DATA of the fourth battery pack current detection assembly CC04 is connected to the pin 63 of the second MCU operation processing unit U6, the pin 3 CC _ clock of the fourth battery pack current detection assembly CC04 is connected to the pin 62 of the second MCU operation processing unit U6, the pin 2 CC _ DATA of the fifth battery pack current detection assembly CC05 is connected to the pin 61 of the second MCU operation processing unit U6, the pin 3 CC _ clock of the fifth battery pack current detection assembly CC05 is connected to the pin 60 of the second MCU operation processing unit U6, the pin 2 CC _ DATA of the sixth battery pack current detection assembly CC06 is connected to the pin 59 of the second MCU operation processing unit U6 The 3 rd pin CC _ clock of the sixth battery pack current detection component CC06 is connected with the 58 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the seventh battery pack current detection component CC07 is connected with the 57 th pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the seventh battery pack current detection component CC07 is connected with the 56 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the eighth battery pack current detection component CC08 is connected with the 55 th pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the eighth battery pack current detection component CC08 is connected with the 54 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the ninth battery pack current detection component CC09 is connected with the 53 th pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the ninth battery pack current detection component CC09 is connected with the 52 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the tenth battery pack current detection assembly CC10 is connected to the 51 st pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the tenth battery pack current detection assembly CC10 is connected to the 50 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the eleventh battery pack current detection assembly CC11 is connected to the 40 th pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the eleventh battery pack current detection assembly CC11 is connected to the 39 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the twelfth battery pack current detection assembly CC12 is connected to the 38 th pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the twelfth battery pack current detection assembly CC12 is connected to the 37 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the thirteenth battery pack current detection assembly CC13 is connected to the 36 th pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the thirteenth battery pack current detection assembly CC13 is connected with the 35 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the fourteenth battery pack current detection assembly CC14 is connected with the 29 th pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the fourteenth battery pack current detection assembly CC14 is connected with the 28 th pin of the second MCU operation processing unit U6, the 2 nd pin CC- _ DATA of the fifteenth battery pack current detection assembly CC15 is connected with the 27 th pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the fifteenth battery pack current detection assembly CC15 is connected with the 26 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the sixteenth battery pack current detection assembly CC16 is connected with the 25 th pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the sixteenth battery pack current detection assembly CC16 is connected with the 24 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the seventeenth battery pack current detection component CC17 is connected with the 23 rd pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the seventeenth battery pack current detection component CC17 is connected with the 22 nd pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the eighteenth battery pack current detection component CC18 is connected with the 21 st pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the eighteenth battery pack current detection component CC18 is connected with the 12 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the nineteenth battery pack current detection component CC19 is connected with the 11 th pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the nineteenth battery pack current detection component CC19 is connected with the 10 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the twentieth battery pack current detection component CC20 is connected with the 9 th pin of the second MCU arithmetic processing unit U6, a 3 rd pin CC _ clock of the twentieth battery pack current detection component CC20 is connected to an 8 th pin of the second MCU arithmetic processing unit U6, and the fifth clock circuit capacitor C5, the sixth clock circuit capacitor C6, the second quartz crystal oscillator Y2, and a 17 th pin and an 18 th pin of the second MCU arithmetic processing unit U6 constitute an 8MHz second clock circuit.
Furthermore, as shown in fig. 3, the 48 th pin of the second MCU arithmetic processing unit U6 is connected to the 3 rd pin interface of the second digital signal transmission isolator unit U7, the 1 st pin VDD1 of the second digital signal transmission isolator unit U7 is connected to the second DC/DC power management unit U8 to output the regulated voltage output end VDD VIA the first inductor L1, the 2 nd pin VIA (DATA) of the second digital signal transmission isolator unit U7 is connected to the 49 th pin of the second MCU arithmetic processing unit U6, the 3 rd pin VIB (clock) of the second digital signal transmission isolator unit U7 is connected to the 48 th pin of the second MCU arithmetic processing unit U6, the 4 th pin GND1 of the second digital signal transmission isolator unit U7 is connected to the reference ground BC _ GND, the 5 th pin GND2 of the second digital signal transmission isolator unit GND U7 is connected to the GND of the current detection general control component, a pin 6 VOB (DATA) of a second digital signal transmission isolator unit U7 is connected with a DATA port of a third MCU operation processing unit U9 of a previous stage current detection general control assembly, a pin 7 VOA (clock) of the second digital signal transmission isolator unit U7 is connected with a DATA port of the third MCU operation processing unit U9 of the previous stage current detection general control assembly, a pin 8 GND2 of the second digital signal transmission isolator unit U7 is connected with VDD of the previous stage current detection general control assembly, a pin 3 of a second DC/DC power supply management unit U8, a first resistor R1, a third electrolytic capacitor E3 and a ninth clock circuit capacitor C9 form an input filter circuit, a pin 2 of the second DC/DC power supply management unit U8, a first inductor L1 and a tenth clock circuit capacitor C10 form a filter circuit, a third resistor R3, a fourth resistor R4, a second resistor R2 and a pin 4 of the second DC/DC power supply management unit U8 form an output voltage adjusting circuit, and the fourth electrolytic capacitor E4 and the eighth clock circuit capacitor C8 form an output filter circuit.
The working principle of the battery pack current detection assembly (layer B) 2 is that the 4 th pin CC _ GND of the battery pack current detection assemblies CC01-CC20 is connected with the reference ground, the 1 st pin CC _ VDD of the battery pack current detection assemblies CC01-CC20 is connected with the 1 st pin, 32 nd pin, 33 rd pin, 34 th pin of the second MCU operation processing unit U6 and the 1 st pin of the second digital signal transmission isolator unit U7, the voltage stabilization output of the second DC/DC power supply management unit U8 passes through the other end of the ripple filtering inductor of the first inductor L1, the 2 nd pin CC _ DATA of the first battery pack current detection assembly CC01 is connected with the 7 th pin of the I/O port of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the first battery pack current detection assembly CC01 is connected with the 6 th pin of the I/O port of the second MCU operation processing unit U6, the 2 nd pin CC _ C _ clock of the second battery pack current detection assembly CC02 is connected with the 5 th pin of the I/O port of the second MCU operation processing unit U6, a pin 3 CC _ clock of the second battery pack current detection assembly CC02 is connected with a pin 4 of an I/O port of the second MCU operation processing unit U6, a pin 2 CC _ DATA of the third battery pack current detection assembly CC03 is connected with a pin 3 of an I/O port of the second MCU operation processing unit U6, a pin 3 CC _ clock of the third battery pack current detection assembly CC03 is connected with a pin 2 of an I/O port of the second MCU operation processing unit U6, a pin 2 CC _ DATA of the fourth battery pack current detection assembly CC04 is connected with a pin 7 of an I/O port of the second MCU operation processing unit U6, a pin 63 CC _ clock of the first battery pack current detection assembly CC04 is connected with a pin 62 of the I/O port of the second MCU operation processing unit U6, a pin 2 CC _ DATA of the fifth battery pack current detection assembly CC05 is connected with a pin 61 of the I/O port of the second MCU operation processing unit U6, the pin 3 CC _ clock of the fifth battery pack current detection component CC05 is connected with the pin 60 of the I/O port of the second MCU operation processing unit U6, the pin 2 CC _ DATA of the sixth battery pack current detection component CC06 is connected with the pin 59 of the I/O port of the second MCU operation processing unit U6, the pin 3 CC _ clock of the sixth battery pack current detection component CC06 is connected with the pin 58 of the I/O port of the second MCU operation processing unit U6, the pin 2 CC _ DATA of the first seventh battery pack current detection component CC07 is connected with the pin 57 of the I/O port of the second MCU operation processing unit U6, the pin 3 CC _ clock of the seventh battery pack current detection component CC07 is connected with the pin 56 of the I/O port of the second MCU operation processing unit U6, the pin 2 CC _ DATA of the eighth battery pack current detection component CC08 is connected with the pin 55 of the I/O port of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the eighth battery pack current detection assembly CC08 is connected with the 54 th pin of the I/O port of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the ninth battery pack current detection assembly CC09 is connected with the 53 th pin of the I/O port of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the ninth battery pack current detection assembly CC09 is connected with the 52 th pin of the I/O port of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the tenth battery pack current detection assembly CC10 is connected with the 51 th pin of the I/O port of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the tenth battery pack current detection assembly CC10 is connected with the 50 th pin of the I/O port of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the eleventh battery pack current detection assembly CC11 is connected with the 40 th pin of the I/O port of the second MCU operation processing unit U6, and the 3 rd pin CC _ DATA of the eleventh battery pack current detection assembly CC11 is connected with the I/O port of the second MCU operation processing unit U6 A 39 th pin, a 2 nd pin CC _ DATA of the twelfth battery pack current detection assembly CC12 is connected to a 38 th pin of the I/O port of the second MCU arithmetic processing unit U6, a 3 rd pin CC _ clock of the twelfth battery pack current detection assembly CC12 is connected to a 37 th pin of the I/O port of the second MCU arithmetic processing unit U6, a 2 nd pin CC _ DATA of the thirteenth battery pack current detection assembly CC13 is connected to a 36 th pin of the I/O port of the second MCU arithmetic processing unit U6, a 3 rd pin CC _ clock of the thirteenth battery pack current detection assembly CC13 is connected to a 35 th pin of the I/O port of the second MCU arithmetic processing unit U6, a 2 nd pin CC _ DATA of the body battery pack of the fourteenth battery pack current detection assembly CC14 is connected to a 29 th pin of the I/O port of the second MCU arithmetic processing unit U6, a 3 rd pin CC _ clock of the fourteenth battery pack current detection assembly CC14 is connected to a 28 th pin of the I/O port of the second MCU arithmetic processing unit U6, a 3 rd pin CC _ clock of the seventeenth battery pack current detection assembly CC _ DATA detection assembly CC16, a seventeenth battery pack current detection assembly CC _ clock of the seventeenth battery pack of the 3 rd pin CC _ DATA detection assembly CC16 is connected to a seventeenth battery pack of the I/O pin CC processing unit CC16, a seventeenth battery pack of the second MCU arithmetic processing unit CC _ DATA 16, a sixth pin CC processing unit CC _ CC16, a sixth pin CC _ clock of the second MCU 6 is connected to a sixth pin CC processing unit CC _ c2 th pin CC processing unit U6, the 2 nd pin CC _ DATA of the eighteenth battery pack current detection assembly CC18 is connected with the 21 st pin of the I/O port of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the eighteenth battery pack current detection assembly CC18 is connected with the 12 th pin of the I/O port of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the nineteenth battery pack current detection assembly CC19 is connected with the 11 th pin of the I/O port of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the nineteenth battery pack current detection assembly CC19 is connected with the 10 th pin of the I/O port of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the twentieth battery pack current detection assembly CC20 is connected with the 9 th pin of the I/O port of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the twentieth battery pack current detection assembly CC20 is connected with the 8 th pin of the I/O port of the second MCU arithmetic processing unit U6, a fifth clock circuit C5, a sixth clock circuit C6, a second quartz crystal oscillator circuit I/O port of the second MCU 6, a crystal oscillator circuit I/O processing unit U6, a quartz crystal oscillator, a crystal oscillator processing unit A and a second stage I/O crystal processing unit 49 are connected to the first stage I/O processing unit U6, the second MCU processing unit U6 is connected with the first stage I/O processing unit U6, the chip can isolate 8KV voltage, the 48 th pin of the I/O port of the second MCU operation processing unit U6 is connected with the 3 rd pin VIB of the second digital signal transmission isolator unit U7 to transmit a clock signal to the upper level (A layer), the 7 th pin VIA of the second digital signal transmission isolator unit U7 to transmit a data signal to the upper level (A layer), and the 6 th pin VIB of the second digital signal transmission isolator unit U7 to transmit a clock signal to the upper level (A layer).
Further, as shown in fig. 4, the 2 nd pin BC _ GND of each battery cell current detection assembly BC-D1-BC-D5 is connected to the ground GND, the 1 st pin BC _ VCC of each battery cell current detection assembly BC-D1-BC-D5 is connected to the voltage stabilizing integrated circuit for stabilizing the voltage, and is connected to the sixth electrolytic capacitor E6, the seventh resistor R7, the second inductor L2, and the 1 st, 32 th, 33 th, 34 th pins of the third MCU arithmetic processing unit U9, the 3 rd pin BC _ DATA of the first battery cell current detection assembly BC-D1 is connected to the 3 rd pin of the third MCU arithmetic processing unit U9, the 4 th pin BC _ clock of the first battery cell current detection assembly BC-D1 is connected to the 2 nd pin of the third MCU arithmetic processing unit U9, the 3 rd pin BC _ DATA of the second battery cell current detection assembly BC-D2 is connected to the third pin BC _ DATA 63 of the third MCU arithmetic processing unit U9, the 3 rd pin BC _ DATA of the second battery cell current detection assembly BC-D2 is connected to the third MCU arithmetic processing unit BC 4 BC _ DATA 60, the third pin BC _ DATA of the third MCU arithmetic processing unit BC 4 BC _ DATA 9 is connected to the third MCU 3 rd pin BC _ DATA 60, the third MCU arithmetic processing unit BC 4 BC _ DATA of the third MCU arithmetic processing unit BC 4, the third MCU 3D 9 is connected to the third MCU arithmetic processing unit BC _ DATA 60, the 4 th pin BC _ clock of the fifth battery cell current detection module BC-D5 is connected to the 56 th pin of the third MCU arithmetic processing unit U9.
Furthermore, as shown in fig. 4, the eleventh clock circuit capacitor C11, the twelfth clock circuit capacitor C12, the third quartz crystal oscillator Y3 and the 17 th pin and the 18 th pin of the third MCU arithmetic processing unit U9 form a third clock circuit with a frequency of 8MHz, the 48 th pin display _ DATA of the third MCU arithmetic processing unit U9 is connected to the display driving output interface terminal, the 47 th pin display _ clock of the third MCU arithmetic processing unit U9 is connected to the display clock interface terminal, the 46 th pin control _ DATA of the third MCU arithmetic processing unit U9 is connected to the control DATA interface terminal, the 45 th pin control _ clock of the third MCU arithmetic processing unit U9 is connected to the control clock interface terminal, a 44 th pin drive _ DATA of the third MCU operation processing unit U9 is connected to a drive DATA port, a 43 th pin drive _ clock of the third MCU operation processing unit U9 is connected to a drive clock interface, a 3 rd pin of the third DC/DC power management unit U10, a fifth resistor R5, a fifth electrolytic capacitor E5 and a fifteenth clock circuit capacitor C15 form an input filter circuit, a 2 nd pin of the third DC/DC power management unit U10, a second inductor L2 and a sixteenth clock circuit capacitor C16 form a filter circuit, a seventh resistor R7, an eighth resistor R8, a sixth resistor R6, and a 4 th pin of the third DC/DC power management unit U10 form a voltage output adjustment circuit, and a sixth electrolytic capacitor E6 and a fourteenth clock circuit capacitor C14 form an output filter circuit.
The working principle of the current detection general control assembly 3 is that the 2 nd pin BC _ GND of the battery unit current detection assembly BC-D1-BC-D5 is connected with the reference ground, the 1 st pin BC _ VCC of the battery unit current detection assembly BC-D1-BC-D5 is connected with the 1 st pin of the third MCU operation processing unit U9, the 32 nd pin, the 33 rd pin, the 34 th pin and the third DC/DC power supply management unit U10 output voltage stabilization through the other end of the second inductor L2 ripple filter inductor, the 3 rd pin BC _ DATA of the first battery unit current detection assembly BC-D1 is connected with the 3 rd pin of the I/O port of the third MCU operation processing unit U9, the 4 th pin BC _ clock of the first battery unit current detection assembly BC-D1 is connected with the 2 nd pin of the I/O port of the third MCU operation processing unit U9, the 3 rd pin _ DATA of the second battery unit current detection assembly BC-D2 is connected with the 63 rd pin of the I/O port of the third MCU operation processing unit U9, the 4 th pin BC _ clock of the second battery cell current detection assembly BC-D2 is connected with the 62 th pin of the I/O port of the third MCU operation processing unit U9, the 3 rd pin BC _ DATA of the third battery cell current detection assembly BC-D3 is connected with the 61 th pin of the I/O port of the third MCU operation processing unit U9, the 4 th pin BC _ clock of the third battery cell current detection assembly BC-D3 is connected with the 60 th pin of the I/O port of the third MCU operation processing unit U9, the 3 rd pin BC _ DATA of the fourth battery cell current detection assembly BC-D4 is connected with the 59 th pin of the I/O port of the third MCU operation processing unit U9, the 4 th pin BC _ clock of the fourth battery cell current detection assembly BC-D4 is connected with the 58 th pin of the I/O port of the third MCU operation processing unit U9, a third pin BC _ DATA of the fifth battery cell current detection assembly BC-D5 is connected to a 57 th pin of an I/O port of the third MCU arithmetic processing unit U9, a fourth pin BC _ clock of the fifth battery cell current detection assembly BC-D5 is connected to a 56 th pin of an I/O port of the third MCU arithmetic processing unit U9, an eleventh clock circuit capacitor C11, a twelfth clock circuit capacitor C12, and a third quartz crystal oscillator Y3 are respectively connected to a 17 th pin and an 18 th pin of the third MCU arithmetic processing unit U9 to form an 8MHz crystal oscillator, a fifth electrolytic capacitor E5 and a fifteenth clock circuit capacitor C15 power management input filter, a sixth electrolytic capacitor E6, a fourteenth clock circuit capacitor C14, and a second inductor L2 output filter, a fifth pin display module is connected to a 48 th pin display _ DATA of an I/O port of the third MCU arithmetic processing unit U9, a third pin DATA display module is connected to a third MCU arithmetic processing unit U9, a third MCU control unit 46 is connected to a clock circuit control unit U9, and a third MCU control unit is connected to a clock circuit control unit U9.
As described above, in the embodiment of the present invention, one single battery pack (C layer) is composed of 20 single batteries, the B layer includes 20 single battery packs (20 × 20=400 single batteries), and the a layer includes 5 battery units (400 × 5=2000 single batteries), and the number of single batteries is actually increased or decreased according to the design situation. For example, the current abnormality is detected by the 63 rd pin of the first MCU operation processing unit U1, the second MCU operation processing unit U6 and the third MCU operation processing unit U9, and meanwhile, the current abnormality of a plurality of batteries in a single battery in the C layer is judged according to the sorting of the data codes, and then the permission operation processing is performed through the first MCU operation processing unit U1, the second MCU operation processing unit U6 and the third MCU operation processing unit U9 to control the driving output module to perform the relevant decision control processing.
Further, data and clock signals are transmitted between the battery pack current detection assembly and the battery unit current detection assembly through the first MCU operation processing unit U1 and the second MCU operation processing unit U6, and data and clock signals are transmitted between the battery unit current detection assembly and the current detection general control assembly through the second MCU operation processing unit U6 and the third MCU operation processing unit U9.
In a charging mode, the monitoring and control principle of the electric vehicle battery matrix current monitoring and control system is that when charging is started, 46 th pin data control interfaces and 45 th pin clock interfaces of the I/O ports of the first MCU operation processing unit U1, the second MCU operation processing unit U6 and the third MCU operation processing unit U9 receive a charging instruction sent by a vehicle controller, 56 th to 63 th pins of the I/O port of the third MCU operation processing unit U9 of the layer a detect current data information from the layer B, 2 nd to 12 th pins, 21 st to 29 th pins, 35 th to 40 th pins, 50 th to 63 th pins detect current data information from the layer C, 1 st to 4 th pins of the I/O port of the first MCU operation processing unit U1 of the layer C acquire single battery current parameters from the BT1 to the BT08 via the first AD conversion unit U2 and the second AD conversion unit U3, and the BT20 th pins acquire single battery current parameters from the BT1 to the BT 08. The third MCU operation processing unit U9 of the layer A performs operation and processing according to the current change condition, transmits a quick charging instruction in real time through a 43 th pin and a 44 th pin, simultaneously sends matrix display information of real-time current and temperature to the display module through a 47 th pin and a 48 th pin, can also display vector graphic information through operation processing, and can also quickly process and close the charging system for the abnormal condition generated in the middle.
In a running discharge mode, the monitoring control principle of the electric vehicle battery matrix current monitoring control system is that the vehicle control unit sends a running discharge command through a 46 th pin data control interface and a 45 th pin clock port of an I/O port of a third MCU operation processing unit U9 of a layer A, pins 56 to 63 of the I/O port of the third MCU operation processing unit U9 of the layer A detect current data information from the layer B, pins 2 to 12, pins 21 to 29, pins 35 to 40, and pins 50 to 63 of an I/O port of a second MCU operation processing unit U6 of the layer B detect current data information from the layer C, pins 1 to 4 of the I/O port of a first MCU operation processing unit U1 of the layer C acquire current parameters of single batteries BT01 to BT08 through a first AD conversion unit U2 and a second AD conversion unit U3, and current parameters of the single batteries BT20 to BT 21 to 32 of the I/O pin of the first MCU operation processing unit U1 are acquired through BT 32 ports of the first MCU operation processing unit U1. And the third MCU operation processing unit U9 on the layer A sends matrix display information of real-time current and temperature to the display module through a 47 th pin and a 48 th pin according to the current change condition, and can also display vector graphic information through operation processing, thereby providing maximum guarantee for safe driving.
In a parking mode, the monitoring and controlling principle of the electric vehicle battery matrix current monitoring and controlling system is that a layer A can automatically enter a system monitoring and testing state, current data information from the layer B is detected through pins 56 to 63 of an I/O port of a third MCU operation processing unit U9 of the layer A, current data information from the layer C is detected through pins 2 to 12, pins 21 to 29, pins 35 to 40, and pins 50 to 63 of an I/O port of a second MCU operation processing unit U6 of the layer B, current parameters of single BT01 to BT08 are collected through pins 1 to 4 of an I/O port of a first MCU operation processing unit U1 of the layer C through a first AD conversion unit U2 and a second AD conversion unit U3, and current parameters of the single BT09 to BT20 are collected through pins 21 to 32 of the I/O port of the first MCU operation processing unit U1. And the third MCU operation processing unit U9 on the layer A uploads data according to the current change and fluctuation condition, and an E-Call rescue instruction can be automatically sent out for sudden short circuit, so that the loss is reduced to the maximum extent.
According to the current monitoring and controlling system for the battery matrix of the electric vehicle, which is provided by the embodiment of the invention, through the battery pack current detecting assembly, the battery unit current detecting assembly and the current detecting master control assembly which are vertically arranged, the current of a single battery in the battery matrix of the electric vehicle can be monitored and controlled for 24 hours in a charging mode, a discharging mode and a parking mode, the charging current can be adjusted in real time during quick charging, and the safety and the service life of the battery are ensured; the chips are all domestic chips, so that technical monopoly of other countries can be avoided.
It should be understood that the division of the components of the electric vehicle battery matrix current monitoring and controlling system shown in fig. 1 is only a division of logical functions, and the actual implementation may be wholly or partially integrated into one physical entity or physically separated. And these components may all be implemented in software invoked by a processing element; or may be implemented entirely in hardware; and part of the components can be realized in the form of calling by the processing element in software, and part of the components can be realized in the form of hardware. For example, a certain module may be a separate processing element, or may be integrated into a certain chip of the electronic device. Other components are implemented similarly. In addition, all or part of the components can be integrated together or can be independently realized. In implementation, the above components may be implemented by integrated logic circuits of hardware or instructions in the form of software in the processor element.
Thus, various embodiments of the present disclosure have been described in detail. Some details that are well known in the art have not been described in order to avoid obscuring the concepts of the present disclosure. It will be fully apparent to those skilled in the art from the foregoing description how to practice the presently disclosed embodiments.
Although some specific embodiments of the present disclosure have been described in detail by way of example, it should be understood by those skilled in the art that the foregoing examples are for purposes of illustration only and are not intended to limit the scope of the present disclosure. It will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope and spirit of the present disclosure. The scope of the present disclosure is defined by the appended claims.

Claims (9)

1. The utility model provides an electric automobile battery matrix current monitoring control system which characterized in that includes:
a plurality of battery package current detection subassembly, a plurality of battery unit current detection subassembly and the total control subassembly of current detection, each battery unit current detection subassembly is connected with a plurality of battery package current detection subassembly, the total control subassembly of current detection with each battery unit current detection subassembly is connected, wherein:
each battery pack current detection assembly comprises a first MCU operation processing unit U1, a first AD conversion unit U2, a second AD conversion unit U3, a first digital signal transmission isolator unit U4, a first DC/DC power supply management unit U5, a first electrolytic capacitor E1, a second electrolytic capacitor E2, a plurality of single batteries, a plurality of current sensors, a plurality of short-circuit fuses, a first clock circuit capacitor C1, a second clock circuit capacitor C2, a first quartz crystal oscillator Y1, a first power supply management circuit pulse filter capacitor C3 and a second power supply management circuit pulse filter capacitor C4, one end of each current sensor is grounded, and the other end of each current sensor is respectively connected with each short-circuit fuse and the first AD conversion unit U2, or the second AD conversion unit U3 or the first MCU operation processing unit U1, each short circuit fuse is respectively connected with the negative electrode of each single battery, a first clock circuit capacitor C1, a second clock circuit capacitor C2, a first quartz crystal oscillator Y1 and a first MCU operation processing unit U1 form a first clock circuit, the first MCU operation processing unit U1 is connected with a first AD conversion unit U2, pins of a first digital signal transmission isolator unit U4 are respectively connected with a first DC/DC power supply management unit U5 and the first MCU operation processing unit U1, the first DC/DC power supply management unit U5, a first electrolytic capacitor E1 and a second power supply management circuit pulse filter capacitor C4 form an input filter circuit, and the first DC/DC power supply management unit U5, the second electrolytic capacitor E2 and the first power supply management circuit pulse filter capacitor C3 form an output filter circuit;
each battery unit current detection assembly comprises a second MCU operation processing unit U6, a second digital signal transmission isolator unit U7, a second DC/DC power supply management unit U8, a second quartz crystal oscillator Y2, a fifth clock circuit capacitor C5, a sixth clock circuit capacitor C6, a seventh clock circuit capacitor C7, an eighth clock circuit capacitor C8, a ninth clock circuit capacitor C9, a tenth clock circuit capacitor C10, a third electrolytic capacitor E3, a fourth electrolytic capacitor E4, a first resistor R1, a second resistor R2, a third resistor R3, a fourth resistor R4 and a first inductor L1, the second MCU arithmetic processing unit U6 is respectively connected with the battery pack current detection components, the fifth clock circuit capacitor C5, the sixth clock circuit capacitor C6, the second quartz crystal oscillator Y2 and the second MCU arithmetic processing unit U6 form a second clock circuit, the second MCU arithmetic processing unit U6 is connected with the second digital signal transmission isolator unit U7, a pin of the second digital signal transmission isolator unit U7 is respectively connected with the second DC/DC power management unit U8 and the second MCU arithmetic processing unit U6, the second DC/DC power management unit U8, the first resistor R1, the third electrolytic capacitor E3 and the ninth clock circuit capacitor C9 form an input filter circuit, the second DC/DC power management unit U8 forms a filter circuit with the first inductor L1 and the tenth clock circuit capacitor C10, the third resistor R3, the fourth resistor R4, the second resistor R2 and the second DC/DC power management unit U8 form a voltage output adjusting circuit, the fourth electrolytic capacitor E4 and the eighth clock circuit capacitor C8 form an output filter circuit;
the current detection general control assembly comprises a third MCU operation processing unit U9, a third DC/DC power management unit U10, a third quartz crystal oscillator Y3, an eleventh clock circuit capacitor C11, a twelfth clock circuit capacitor C12, a thirteenth clock circuit capacitor C13, a fourteenth clock circuit capacitor C14, a fifteenth clock circuit capacitor C15, a sixteenth clock circuit capacitor C16, a fifth electrolytic capacitor E5, a sixth electrolytic capacitor E6, a fifth resistor R5, a sixth resistor R6, a seventh resistor R7, an eighth resistor R8 and a second inductor L2, wherein the third MCU operation processing unit U9 is respectively connected with each battery unit current detection assembly, an eleventh clock circuit capacitor C11, a twelfth clock circuit capacitor C12, a third quartz crystal oscillator Y3 and a third MCU operation processing unit U9 form a third clock circuit, a third DC/DC power supply management unit U10, a fifth resistor R5, a fifth electrolytic capacitor E5 and a fifteenth clock circuit capacitor C15 form an input filter circuit, the third DC/DC power supply management unit U10, a second inductor L2 and a sixteenth clock circuit capacitor C16 form a filter circuit, a seventh resistor R7, an eighth resistor R8, a sixth resistor R6 and the third DC/DC power supply management unit U10 form a voltage output adjusting circuit, and the sixth electrolytic capacitor E6 and a fourteenth clock circuit capacitor C14 form an output filter circuit;
the battery pack current detection assembly and the battery unit current detection assembly transmit data and clock signals through the first MCU operation processing unit U1 and the second MCU operation processing unit U6, the battery unit current detection assembly and the current detection master control assembly transmit data and clock signals through the second MCU operation processing unit U6 and the third MCU operation processing unit U9, each battery pack current detection assembly transmits data signals and clock signals to the corresponding battery unit current detection assembly through the first digital signal transmission isolator unit U4, and each battery unit current detection assembly transmits data signals and clock signals to the current detection master control assembly through the second digital signal transmission isolator unit U7.
2. The electric vehicle battery matrix current monitoring control system of claim 1, wherein the first MCU arithmetic processing unit U1, and/or the second MCU arithmetic processing unit U6, and/or the third MCU arithmetic processing unit U9 comprises a domestic large semiconductor integrated circuit 32-bit singlechip of type HC32F146F8 TA; the first AD conversion unit U2 and/or the second AD conversion unit U3 comprise/comprises a domestic China bulk semiconductor integrated circuit analog-to-digital converter with the model number of BLAD14Q 80; the first digital signal transmission isolator unit U4 and/or the second digital signal transmission isolator unit U7 comprise a two-channel digital isolator of a domestic China large semiconductor integrated circuit with the model number BLD7720 AH; the first DC/DC power management unit U5, the second DC/DC power management unit U8 and/or the third DC/DC power management unit U10 comprise a Chinese large semiconductor integrated circuit DC/DC power manager with the model number BL 8062.
3. The electric vehicle battery matrix current monitoring control system according to claim 2, wherein the number of the single battery corresponding to each battery pack current detection assembly is 20, the number of the single battery is BT01-BT20, the number of the current sensor is 20, the number of the short circuit fuse is CR01-CR20, the number of the short circuit fuse is F01-F20, the current sensor comprises a manganin current sensor, the number of the battery pack current detection assembly corresponding to each battery cell current detection assembly is 20, the number of the battery cell current detection assembly is CC01-CC20, the number of the battery cell current detection assembly is 5, and the number of the battery cell current detection assemblies is BC-D1-BC-D5.
4. The electric vehicle battery matrix current monitoring and control system according to claim 3, wherein one end of each of said current sensors CR01-CR20 is connected to ground GND1, the other end of the first current sensor CR01 is connected to VIN-A terminals of the first short-circuit fuse F01 and the first AD conversion unit U2, respectively, the other end of the second current sensor CR02 is connected to VIN-B terminals of the second short-circuit fuse F02 and the first AD conversion unit U2, respectively, the other end of the third current sensor CR03 is connected to VIN-C terminals of the F03 short-circuit fuse and the first AD conversion unit U2, respectively, the other end of the fourth current sensor CR04 is connected to VIN-D terminals of the fourth short-circuit fuse F04 and the first AD conversion unit U2, respectively, the other end of the fifth current sensor CR05 is connected to VIN-A terminals of the fifth short-circuit fuse F05 and the second AD conversion unit U3, respectively, the other end of the sixth current sensor CR06 is connected to VIN-B ends of the sixth short-circuit fuse F06 and the second AD conversion unit U3, the other end of the seventh current sensor CR07 is connected to VIN-C ends of the seventh short-circuit fuse F07 and the second AD conversion unit U3, the other end of the eighth current sensor CR08 is connected to VIN-D ends of the eighth short-circuit fuse F08 and the second AD conversion unit U3, the other end of the ninth current sensor CR09 is connected to the ninth short-circuit fuse F09 and the pin 21 of the AD collection port of the 32-bit monolithic computer U1, the other end of the tenth current sensor CR10 is connected to the tenth short-circuit fuse F10 and the pin 22 of the AD collection port of the first MCU arithmetic processing unit U1, the other end of the eleventh current sensor CR11 is connected to the eleventh short-circuit fuse F11 and the pin 32 of the AD collection port of the first MCU arithmetic processing unit U1, the other end of the twelfth current sensor CR12 is connected to a twelfth short-circuit fuse F12 and a pin 31 of the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the thirteenth current sensor CR13 is connected to a thirteenth short-circuit fuse F13 and a pin 30 of the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the fourteenth current sensor CR14 is connected to a fourteenth short-circuit fuse F14 and a pin 29 of the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the fifteenth current sensor CR15 is connected to a fifteenth short-circuit fuse F15 and a pin 28 of the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the sixteenth current sensor CR16 is connected to a sixteenth short-circuit fuse F16 and a pin 27 of the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the seventeenth current sensor CR17 is connected to a seventeenth short-circuit fuse F17 and a pin 26 of the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the eighteenth current sensor CR18 is connected to a eighteenth short-circuit fuse F18 and a pin 25 of the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the nineteenth current sensor CR19 is connected to a nineteenth short-circuit fuse F19 and a pin 24 of the AD acquisition port of the first MCU arithmetic processing unit U1, the other end of the twentieth current sensor CR20 is connected to a pin 23 of the AD acquisition port of the twentieth short-circuit fuse F20 and the first MCU arithmetic processing unit U1, and each of the short-circuit fuses F01 to F20 is connected to a negative electrode of each of the single batteries BT01 to BT 20.
5. The electric vehicle battery matrix current monitoring control system according to claim 4, wherein the first clock circuit capacitor C1, the second clock circuit capacitor C2, the first quartz crystal oscillator Y1 and the 9 th and 10 th pins of the first MCU arithmetic processing unit U1 constitute a first clock circuit with a frequency of 8MHz, the 1 st pin of the first MCU arithmetic processing unit U1 is connected with the clock interface SCLK terminal of the second AD conversion unit U3, the 2 nd pin of the first MCU arithmetic processing unit U1 is connected with the data interface SDIO terminal of the second AD conversion unit U3, the 3 rd pin of the first MCU arithmetic processing unit U1 is connected with the clock interface SCLK terminal of the first AD conversion unit U2, the 4 th pin of the first MCU arithmetic processing unit U1 is connected with the data interface SDIO terminal of the first AD conversion unit U2, the 1 st pin VDD1 of the first digital signal transmission isolator unit U4 is connected with the 3 rd pin voltage-stabilizing output end of the first DC/DC power management unit U5, the 2 nd pin VIA of the first digital signal transmission isolator unit U4 is connected with the 14 th pin of the first MCU operation processing unit U1, the 3 rd pin VIB of the first digital signal transmission isolator unit U4 is connected with the 13 th pin of the first MCU operation processing unit U1, the 4 th pin GND1 of the first digital signal transmission isolator unit U4 is connected with the reference ground GND1, the 5 th pin GND2 of the first digital signal transmission isolator unit U4 is connected with the ground terminal GND of the last-stage battery unit current detection component, the 6 th pin VOB of the first digital signal transmission isolator unit U4 is connected with the data port of the last-stage battery unit current detection component, the 7 th pin VOA of the first digital signal transmission isolator unit U4 is connected with the single-chip microcomputer data port of the last-stage battery unit current detection component, and the 7 th pin VOA of the first digital signal transmission isolator unit U4 is connected with the single-chip microcomputer data port of the last-chip microcomputer data detection component The port is connected, the 8 th pin GND2 of the first digital signal transmission isolator unit U4 is connected with the VDD of the current detection component of the previous-stage battery unit, the 1 st pin of the first DC/DC power management unit U5, the first electrolytic capacitor E1 and the second power management circuit pulse filter capacitor C4 form an input filter circuit, and the 3 rd pin of the first DC/DC power management unit U5, the second electrolytic capacitor E2 and the first power management circuit pulse filter capacitor C3 form an output filter circuit.
6. The system as claimed in claim 3, wherein the 4 th pin CC _ GND of each of the battery pack current detecting components CC01-CC20 is connected to the ground BC _ GND, the 1 st pin CC _ VDD of each of the battery pack current detecting components CC01-CC20 is connected to the voltage stabilizing output of the voltage stabilizing integrated circuit, and is connected to the fourth electrolytic capacitor E4, the third resistor R3, the first inductor L1 and the 1 st, 32 th, 33 th and 34 th pins of the second MCU processing unit U6, the 2 nd pin CC _ DATA of the first battery pack current detecting component CC01 is connected to the 7 th pin of the second MCU processing unit U6, the 3 rd pin CC _ clock of the first battery pack current detecting component CC01 is connected to the 6 th pin of the second MCU processing unit U6, the 2 nd pin CC _ DATA of the second battery pack current detecting component CC02 is connected to the 5 th pin of the second MCU processing unit U6, the 3 rd pin CC _ clock of the second battery pack current detection assembly CC02 is connected with the 4 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the third battery pack current detection assembly CC03 is connected with the 3 rd pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the third battery pack current detection assembly CC03 is connected with the 2 nd pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the fourth battery pack current detection assembly CC04 is connected with the 63 rd pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the fourth battery pack current detection assembly CC04 is connected with the 62 th pin of the second MCU operation processing unit U6, the 2 nd pin CC _ DATA of the fifth battery pack current detection assembly CC05 is connected with the 61 th pin of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the fifth battery pack current detection assembly CC05 is connected with the 60 th pin of the second MCU operation processing unit U6, the pin 2 CC _ DATA of the sixth battery pack current detection component CC06 is connected to the pin 59 of the second MCU arithmetic processing unit U6, the pin 3 CC _ clock of the sixth battery pack current detection component CC06 is connected to the pin 58 of the second MCU arithmetic processing unit U6, the pin 2 CC _ DATA of the seventh battery pack current detection component CC07 is connected to the pin 57 of the second MCU arithmetic processing unit U6, the pin 3 CC _ clock of the seventh battery pack current detection component CC07 is connected to the pin 56 of the second MCU arithmetic processing unit U6, the pin 2 CC _ DATA of the eighth battery pack current detection component CC08 is connected to the pin 55 of the second MCU arithmetic processing unit U6, the pin 3 CC _ clock of the eighth battery pack current detection component CC08 is connected to the pin 54 of the second MCU arithmetic processing unit U6, the pin 2 CC _ DATA of the ninth battery pack current detection component CC09 is connected to the pin 53 of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the ninth battery pack current detection assembly CC09 is connected to the 52 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the tenth battery pack current detection assembly CC10 is connected to the 51 st pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the tenth battery pack current detection assembly CC10 is connected to the 50 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the eleventh battery pack current detection assembly CC11 is connected to the 40 th pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the eleventh battery pack current detection assembly CC11 is connected to the 39 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the twelfth battery pack current detection assembly CC12 is connected to the 38 th pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the twelfth battery pack current detection assembly CC12 is connected to the 37 th pin of the second MCU arithmetic processing unit U6, the pin 2 CC _ DATA of the thirteenth battery pack current detection component CC13 is connected to the pin 36 of the second MCU operation processing unit U6, the pin 3 CC _ clock of the thirteenth battery pack current detection component CC13 is connected to the pin 35 of the second MCU operation processing unit U6, the pin 2 CC _ DATA of the fourteenth battery pack current detection component CC14 is connected to the pin 29 of the second MCU operation processing unit U6, the pin 3 CC _ clock of the fourteenth battery pack current detection component CC14 is connected to the pin 28 of the second MCU operation processing unit U6, the pin 2 CC _ DATA of the fifteenth battery pack current detection component CC15 is connected to the pin 27 of the second MCU operation processing unit U6, the pin 3 CC _ clock of the fifteenth battery pack current detection component CC15 is connected to the pin 26 of the second MCU operation processing unit U6, the pin 2 CC _ DATA of the sixteenth battery pack current detection component CC16 is connected to the pin 25 of the second MCU operation processing unit U6, the 3 rd pin CC _ clock of the sixteenth battery pack current detection component CC16 is connected with the 24 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the seventeenth battery pack current detection component CC17 is connected with the 23 rd pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the seventeenth battery pack current detection component CC17 is connected with the 22 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the eighteenth battery pack current detection component CC18 is connected with the 21 st pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the eighteenth battery pack current detection component CC18 is connected with the 12 th pin of the second MCU arithmetic processing unit U6, the 2 nd pin CC _ DATA of the nineteenth battery pack current detection component CC19 is connected with the 11 th pin of the second MCU arithmetic processing unit U6, the 3 rd pin CC _ clock of the nineteenth battery pack current detection component CC19 is connected with the 10 th pin of the second MCU arithmetic processing unit U6, a pin 2 CC _ DATA of the twentieth battery pack current detection component CC20 is connected to a pin 9 of the second MCU arithmetic processing unit U6, a pin 3 CC _ clock of the twentieth battery pack current detection component CC20 is connected to a pin 8 of the second MCU arithmetic processing unit U6, and the fifth clock circuit capacitor C5, the sixth clock circuit capacitor C6, the second quartz crystal oscillator Y2, and a pin 17 and a pin 18 of the second MCU arithmetic processing unit U6 constitute a second clock circuit of 8 MHz.
7. The electric vehicle battery matrix current monitoring and controlling system according to claim 6, wherein a 48 th pin of the second MCU arithmetic processing unit U6 is connected with a 3 rd pin interface of the second digital signal transmission isolator unit U7, a 1 st pin VDD1 of the second digital signal transmission isolator unit U7 is connected with a second DC/DC power management unit U8 for outputting a regulated voltage output end VDD VIA the first inductor L1, a 2 nd pin VIA of the second digital signal transmission isolator unit U7 is connected with a 49 th pin of the second MCU arithmetic processing unit U6, a 3 rd pin VIB of the second digital signal transmission isolator unit U7 is connected with a 48 th pin of the second MCU arithmetic processing unit U6, a 4 th pin 1 of the second digital signal transmission isolator unit U7 is connected with a reference ground BC _ GND, a 5 th pin 2 of the second digital signal transmission isolator unit U7 is connected with a GND of a previous stage of current detection general control component, the VOB of the 6 th pin of the second digital signal transmission isolator unit U7 is connected with the data port of the third MCU operation processing unit U9 of the previous stage current detection general control assembly, the VOA of the 7 th pin of the data isolation integrated circuit U2 is connected with the data port of the third MCU operation processing unit U9 of the previous stage current detection general control assembly, the GND2 of the 8 th pin of the second digital signal transmission isolator unit U7 is connected with the VDD of the previous stage current detection general control assembly, the 3 rd pin of the second DC/DC power supply management unit U8, the first resistor R1, the third electrolytic capacitor E3 and the ninth clock circuit capacitor C9 form an input filter circuit, the 2 nd pin of the second DC/DC power supply management unit U8, the first inductor L1 and the tenth clock circuit capacitor C10 form a filter circuit, the third resistor R3, the fourth resistor R4, the second resistor R2 and the 4 th pin of the second DC/DC power supply management unit U8 form a voltage output adjusting circuit, and the fourth electrolytic capacitor E4 and the eighth clock circuit capacitor C8 form an output filter circuit.
8. The system according to claim 3, wherein the 2 nd pin BC _ GND of each battery cell current detecting assembly BC-D1-BC-D5 is connected to ground GND, the 1 st pin BC _ VCC of each battery cell current detecting assembly BC-D1-BC-D5 is connected to the voltage stabilizing IC for stabilizing voltage, and is connected to the sixth electrolytic capacitor E6, the seventh resistor R7, the second inductor L2 and the 1 st, 32 nd, 33 rd and 34 th pins of the third MCU arithmetic processing unit U9, the 3 rd pin BC _ DATA of the first battery cell current detecting assembly BC-D1 is connected to the 3 rd pin of the third MCU arithmetic processing unit U9, the 4 th pin BC _ clock of the first battery cell current detecting assembly BC-D1 is connected to the 2 nd pin of the third MCU arithmetic processing unit U9, the 3 rd pin BC _ DATA of the second battery cell current detecting assembly BC-D2 is connected to the third MCU arithmetic processing unit U63, the 4 th pin BC _ clock of the second battery cell current detection assembly BC-D2 is connected with the 62 th pin of the third MCU arithmetic processing unit U9, the 3 rd pin BC _ DATA of the third battery cell current detection assembly BC-D3 is connected with the 61 th pin of the third MCU arithmetic processing unit U9, the 4 th pin BC _ clock of the third battery cell current detection assembly BC-D3 is connected with the 60 th pin of the third MCU arithmetic processing unit U9, the 3 rd pin BC _ DATA of the fourth battery cell current detection assembly BC-D4 is connected with the 59 th pin of the third MCU arithmetic processing unit U9, the 4 th pin BC _ clock of the fourth battery cell current detection assembly BC-D4 is connected with the 58 th pin of the third MCU arithmetic processing unit U9, the 3 rd pin BC _ DATA of the fifth battery cell current detection assembly BC-D5 is connected with the 57 th pin of the third MCU arithmetic processing unit U9 The 4 th pin BC _ clock of the fifth battery cell current detection module BC-D5 is connected to the 56 th pin of the third MCU arithmetic processing unit U9.
9. The electric vehicle battery matrix current monitoring control system according to claim 8, wherein an eleventh clock circuit capacitor C11, a twelfth clock circuit capacitor C12 and a third quartz crystal oscillator Y3 form a third clock circuit with a frequency of 8MHz with a 17 th pin and a 18 th pin of a third MCU arithmetic processing unit U9, a 48 th pin display _ DATA of the third MCU arithmetic processing unit U9 is connected to a display driving output interface terminal, a 47 th pin display _ clock of the third MCU arithmetic processing unit U9 is connected to a display clock interface terminal, a 46 th pin control _ DATA of the third MCU arithmetic processing unit U9 is connected to a control DATA port terminal, a 45 th pin control _ clock of the third MCU arithmetic processing unit U9 is connected to a control clock interface terminal, a 44 th pin drive _ DATA of the third MCU operation processing unit U9 is connected to a drive DATA port, a 43 th pin drive _ clock of the third MCU operation processing unit U9 is connected to a drive clock interface, a 3 rd pin of the third DC/DC power management unit U10, a fifth resistor R5, a fifth electrolytic capacitor E5 and a fifteenth clock circuit capacitor C15 form an input filter circuit, a 2 nd pin of the third DC/DC power management unit U10, a second inductor L2 and a sixteenth clock circuit capacitor C16 form a filter circuit, a seventh resistor R7, an eighth resistor R8, a sixth resistor R6, and a 4 th pin of the third DC/DC power management unit U10 form a voltage output adjustment circuit, and a sixth electrolytic capacitor E6 and a fourteenth clock circuit capacitor C14 form an output filter circuit.
CN202110726533.8A 2021-06-29 2021-06-29 Battery matrix current monitoring control system of electric automobile Active CN113291203B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110726533.8A CN113291203B (en) 2021-06-29 2021-06-29 Battery matrix current monitoring control system of electric automobile

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110726533.8A CN113291203B (en) 2021-06-29 2021-06-29 Battery matrix current monitoring control system of electric automobile

Publications (2)

Publication Number Publication Date
CN113291203A CN113291203A (en) 2021-08-24
CN113291203B true CN113291203B (en) 2023-03-24

Family

ID=77329896

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110726533.8A Active CN113291203B (en) 2021-06-29 2021-06-29 Battery matrix current monitoring control system of electric automobile

Country Status (1)

Country Link
CN (1) CN113291203B (en)

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102856886B (en) * 2012-08-31 2015-09-02 华南理工大学 A kind of batteries of electric automobile protective circuit
CN203005128U (en) * 2012-11-21 2013-06-19 中山普润斯电源设备技术有限公司 Battery monitoring and management device with GPRS function
CN106329688B (en) * 2014-01-28 2019-09-27 Oppo广东移动通信有限公司 Electronic equipment and its power supply adaptor
CN104852435B (en) * 2015-05-22 2018-02-23 聊城大学 A kind of serial lithium battery management system used for electric vehicle and its management method
CN105116819B (en) * 2015-07-29 2019-04-02 中国汽车技术研究中心 Battery management main system suitable for new energy automobile and control method thereof
CN106611889A (en) * 2015-10-21 2017-05-03 田荣侠 Constant-current discharging-capacity monitor circuit for storage battery
CN205610285U (en) * 2016-05-09 2016-09-28 西安科技大学 Batteries of electric vehicle organizes monitoring system
CN205622283U (en) * 2016-05-16 2016-10-05 哈尔滨理工大学 Management device for batteries of electric vehicles
CN209001649U (en) * 2018-10-09 2019-06-18 深圳市思特克电子技术开发有限公司 A kind of direct-current charging post circuit for electric vehicle
CN111342151A (en) * 2020-02-28 2020-06-26 威睿电动汽车技术(宁波)有限公司 Integrated battery pack

Also Published As

Publication number Publication date
CN113291203A (en) 2021-08-24

Similar Documents

Publication Publication Date Title
CN104635690A (en) Vehicle control unit of pure electric vehicle integrating gateway function
CN108501752B (en) Battery management system
CN105071453A (en) Battery management system
CN103208784A (en) Battery protection circuit and method thereof
CN102097834B (en) Diagnosis method of lithium battery equalizing system
CN104167800B (en) Lithium battery management system and method capable of expanding communication standby power supply
CN113291203B (en) Battery matrix current monitoring control system of electric automobile
CN104802656B (en) Electric car controller integrating battery management and complete car control functions
CN110221164A (en) Detect the system and method for copper bar connection in battery pack
JP2015156793A (en) Battery system and battery monitoring device
CN210191220U (en) Controller for hydrogen fuel cell system
CN108336801B (en) Signal acquisition circuit and battery management system
CN104868563B (en) Intelligent recharge and discharge equipment and real-time inspection and control method
CN104787038B (en) Possesses the diagnostic method of the hybrid vehicle diagnostic system of override control function
CN108819752A (en) Battery management system
CN113815636B (en) Vehicle safety monitoring method and device, electronic equipment and storage medium
CN117471325A (en) Fault diagnosis method and device
CN108808778B (en) Intelligent storage battery charging and discharging structure
CN218995504U (en) High-voltage current detection device
CN111125828A (en) Electric vehicle physical examination method and device, terminal equipment and storage medium
CN206908325U (en) It is a kind of that system is protected by light-coupled isolation software and hardware cooperating novel lithium battery group
CN216285582U (en) Fault detection device for charge/discharge circuit, charging device, and vehicle
CN113459891B (en) Battery matrix temperature monitoring control system of electric automobile
CN104615529A (en) Server light path diagnosis device and method
CN103419672A (en) Plug-in hybrid electric vehicle lithium battery real-time monitoring method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: No.669 Shixin Road, economic development zone, Feixi County, Hefei City, Anhui Province

Applicant after: ANHUI JIANGHUAI AUTOMOBILE GROUP Corp.,Ltd.

Address before: 230601 No. 669 Shixin Road, Taohua Industrial Park, Hefei City, Anhui Province

Applicant before: ANHUI JIANGHUAI AUTOMOBILE GROUP Corp.,Ltd.

CB02 Change of applicant information
GR01 Patent grant
GR01 Patent grant