CN111969020B - Pixel arrangement structure, display panel and mask plate set - Google Patents

Pixel arrangement structure, display panel and mask plate set Download PDF

Info

Publication number
CN111969020B
CN111969020B CN202010862600.4A CN202010862600A CN111969020B CN 111969020 B CN111969020 B CN 111969020B CN 202010862600 A CN202010862600 A CN 202010862600A CN 111969020 B CN111969020 B CN 111969020B
Authority
CN
China
Prior art keywords
sub
pixel
pixels
diagonal
virtual square
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010862600.4A
Other languages
Chinese (zh)
Other versions
CN111969020A (en
Inventor
侯洁白
马天
王明晖
刘明星
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Vicino Technology Co ltd
Original Assignee
Vicino Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Vicino Technology Co ltd filed Critical Vicino Technology Co ltd
Priority to CN202010862600.4A priority Critical patent/CN111969020B/en
Publication of CN111969020A publication Critical patent/CN111969020A/en
Application granted granted Critical
Publication of CN111969020B publication Critical patent/CN111969020B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/30Devices specially adapted for multicolour light emission
    • H10K59/35Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
    • H10K59/353Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels characterised by the geometrical arrangement of the RGB subpixels
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/04Coating on selected surface areas, e.g. using masks
    • C23C14/042Coating on selected surface areas, e.g. using masks using masks
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/24Vacuum evaporation
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/30Devices specially adapted for multicolour light emission
    • H10K59/35Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
    • H10K59/352Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels the areas of the RGB subpixels being different

Landscapes

  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

The invention provides a pixel arrangement structure, a display panel and a mask plate set. The pixel arrangement structure of the invention comprises a first sub-pixel, a second sub-pixel and a third sub-pixel which are positioned in a non-overlapping manner. The first sub-pixels are positioned at four vertexes of the virtual square and at diagonal intersection points of the virtual square, and the virtual square is divided into four triangular areas by a first diagonal and a second diagonal; the second sub-pixel is positioned on the first diagonal line; the third sub-pixels are arranged in pairs near the second diagonal; only a single third sub-pixel is arranged in each triangle area, and the single third sub-pixel, the second sub-pixel adjacent to the single third sub-pixel and the first sub-pixel positioned at the center of the virtual square form an acute triangle. The invention realizes the sharing of the sub-pixels through the novel pixel arrangement structure, so that the sub-pixels can be distributed more uniformly, and the space utilization rate can be improved, thereby reducing the difficulty of manufacturing the OLED panel technology under the condition of meeting the technical requirement of high resolution.

Description

Pixel arrangement structure, display panel and mask plate set
Technical Field
The invention relates to the technical field of display, in particular to a pixel arrangement structure, a display panel applying the pixel arrangement structure and a mask plate group for manufacturing the pixel arrangement structure.
Background
Currently, an active matrix organic light emitting diode (Active Matrix Organic Light Emitting Diode, abbreviated as AMOLED) display panel is called a next generation display technology, and the display technology adopts an organic electroluminescence display and an active matrix pixel addressing technology, which has a wider viewing angle, a higher refresh rate and a thinner size compared with a conventional liquid crystal display panel used in most electronic devices such as a mobile phone and a tablet computer, and thus is being widely used.
In the manufacturing process of the top-emitting AMOLED panel, a high-precision metal mask (FMM for short) is often used, and an organic light emitting layer is formed by vapor deposition through a vapor deposition process. The mask plate has the minimum opening limitation, and the sub-pixels with different colors in the evaporation process have the opening spacing limitation, so that the preparation of the AMOLED panel is inevitably limited by the opening of the mask plate and the accuracy of the evaporation process, and the realization of high resolution is difficult.
In order to meet the requirement of high resolution, a pixel arrangement mode shared by sub-pixels is generally adopted in the prior art, but due to the limitation of mask openings and the precision of an evaporation process, the problem that the AMOLED panel is difficult to meet the requirement of high resolution still exists.
Disclosure of Invention
The invention provides a pixel arrangement structure, a display panel and a mask plate set.
The pixel arrangement structure provided by the invention comprises a first sub-pixel, a second sub-pixel and a third sub-pixel, wherein the positions of the first sub-pixel, the second sub-pixel and the third sub-pixel are not overlapped with each other. The first sub-pixel is positioned at four vertexes of the virtual square and at diagonal intersection points of the virtual square, the virtual square is divided into four triangular areas by a first diagonal line and a second diagonal line, and the four triangular areas jointly take the diagonal intersection points of the virtual square as vertexes; the second sub-pixels are positioned on the first diagonal, only one second sub-pixel is positioned between two adjacent first sub-pixels on the first diagonal, and the two second sub-pixels in the virtual square are symmetrically arranged relative to the second diagonal; the third sub-pixels are arranged nearby the second diagonal in pairs, only one pair of the third sub-pixels is arranged between two adjacent first sub-pixels on the second diagonal, and the two pairs of the third sub-pixels in the virtual square are symmetrically arranged relative to the first diagonal; wherein, only a single third sub-pixel is arranged in each triangle area, and the single third sub-pixel, the second sub-pixel adjacent to the single third sub-pixel and the first sub-pixel positioned at the intersection point of the diagonal lines of the virtual square form an acute triangle; each acute triangle corresponds to a pixel unit, the first sub-pixel and the second sub-pixel on each acute triangle are shared by adjacent pixel units, and each third sub-pixel is not shared.
Preferably, the areas of the first sub-pixel, the second sub-pixel and the third sub-pixel are not equal in size.
Preferably, the center point of each second sub-pixel is located at the midpoint of the connecting line of the center points of two adjacent first sub-pixels on the first diagonal.
Preferably, the distance between two adjacent third sub-pixels is greater than 10 microns and less than 15 microns.
Preferably, the first sub-pixel is a red sub-pixel, the second sub-pixel is a blue sub-pixel, and the third sub-pixel is a green sub-pixel.
Preferably, the first sub-pixel is a blue sub-pixel, the second sub-pixel is a red sub-pixel, and the third sub-pixel is a green sub-pixel.
Preferably, the central point connecting line of each pair of third sub-pixels is perpendicular to the second diagonal line, and the central point connecting lines of each pair of third sub-pixels are equally divided and positioned on the central point connecting lines of two adjacent first sub-pixels on the second diagonal line.
Preferably, each pair of third sub-pixels is an organic light emitting layer formed by evaporation of an opening of a common mask.
Preferably, the virtual square comprises first pixel units arranged in a first acute triangle shape and second pixel units arranged in a second acute triangle shape, and the first acute triangle shape and the second acute triangle shape are symmetrical relative to the first diagonal line.
The invention also provides a display panel comprising a pixel arrangement as claimed in any one of the above.
The invention also provides a mask set for manufacturing a pixel matrix of a display panel, the pixel matrix comprises the pixel arrangement structure according to any one of the above, the mask set comprises a first mask, a second mask and a third mask, the first mask comprises a first opening area for forming a first sub-pixel of the pixel arrangement structure, the second mask comprises a second opening area for forming a second sub-pixel of the pixel arrangement structure, the third mask comprises a third opening area for forming a third sub-pixel of the pixel arrangement structure, and two adjacent third sub-pixels share one third opening area.
Compared with the prior art, the pixel arrangement structure, the display panel and the mask plate group realize sub-pixel sharing through the novel pixel arrangement structure, and under the limitation of the same process conditions of mask plate opening and evaporation process precision, the sub-pixels can be distributed more uniformly, and the space utilization rate can be improved, so that the difficulty of manufacturing the OLED panel process is reduced under the condition of meeting the technical requirement of high resolution.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings that are needed in the description of the embodiments or the prior art will be briefly described, and it is obvious that the drawings in the description below are some embodiments of the present invention, and other drawings can be obtained according to the drawings without inventive effort for a person skilled in the art.
Fig. 1 is a schematic diagram of a pixel arrangement structure according to an embodiment of the invention.
Fig. 2 is a schematic diagram of a pixel unit in a pixel arrangement structure according to an embodiment of the invention.
Fig. 3 is a schematic diagram of a pixel unit in a pixel arrangement structure according to an embodiment of the invention.
Fig. 4 is a schematic diagram of a pixel unit in a pixel arrangement structure according to an embodiment of the invention.
Fig. 5 is a schematic view of a pixel arrangement structure according to another embodiment of the invention.
Fig. 6 is a schematic diagram of a pixel arrangement structure in a region of a display panel according to an embodiment of the invention.
Fig. 7 is a schematic diagram of a pixel arrangement structure in another area of a display panel according to an embodiment of the invention.
Fig. 8 is a schematic diagram illustrating a pixel unit formed by a pixel arrangement structure according to an embodiment of the invention.
Fig. 9 is a schematic diagram of a pixel unit formed by a pixel arrangement structure according to another embodiment of the invention.
Fig. 10 is a schematic diagram of a pixel unit formed by a pixel arrangement structure according to another embodiment of the invention.
Detailed Description
For a further understanding of the objects, construction, features, and functions of the invention, reference should be made to the following detailed description of the preferred embodiments. The terms "upper", "lower", "left", "right", and the like refer to the orientation or positional relationship based on the orientation or positional relationship shown in the drawings, and the shapes, sizes, orientations, or positional relationships of the elements shown in the drawings are merely for convenience in description of the technical content of the present invention, and therefore, should not be construed as limiting the present invention.
Referring to fig. 1, fig. 1 is a schematic diagram of a pixel arrangement structure according to an embodiment of the invention. The pixel arrangement of the invention comprises a first sub-pixel 1, a second sub-pixel 2 and a third sub-pixel 3, which are positioned non-overlapping each other. In different embodiments of the present invention, the shape of each sub-pixel may be a regular polygon such as a square, a rectangle, a hexagon, an octagon, etc., or may be an irregular shape with a part removed or added on the basis of the regular polygon, which is not limited in the present invention.
The first sub-pixel 1 is located at four vertices of the virtual square 10 and at diagonal intersections of the virtual square 10, the virtual square 10 being separated by a first diagonal 11 and a second diagonal 12 into four triangular areas which together have the diagonal intersections of the virtual square 10 as vertices. The above-mentioned "located" generally means that the center point of the first sub-pixel 1 overlaps with the vertex or center point (i.e. the diagonal intersection point) of the virtual square 10, but the present invention is not limited thereto, and in different embodiments of the present invention, it is only required to ensure that the location range of the first sub-pixel 1 overlaps with the vertex or center point of the virtual square 10.
The second sub-pixels 2 are located on the first diagonal 11, and there is only one second sub-pixel 2 between two adjacent first sub-pixels 1 located on the first diagonal 11, and the two second sub-pixels 2 in the virtual square 10 are symmetrically arranged with respect to the second diagonal 12. The above-mentioned "located" generally means that the center point of the second sub-pixel 2 is overlapped with the diagonal line of the virtual square 10, but the present invention is not limited thereto, and in different embodiments of the present invention, it is only required to ensure that the location range of the second sub-pixel 2 is overlapped with the diagonal line 11 of the virtual square 10. Optionally, the center point of each second sub-pixel 2 is located at the midpoint of the line connecting the center points of two adjacent first sub-pixels 1 on the first diagonal 11, which is more advantageous for uniformity of display.
The third sub-pixels 3 are arranged in pairs near the second diagonal 12 of the virtual square 10, and only one pair of third sub-pixels 3 is arranged between two adjacent first sub-pixels 1 on the second diagonal 12, and the two pairs of third sub-pixels 3 in the virtual square 10 are symmetrically arranged relative to the first diagonal 11. Optionally, the central point connection line of each pair of third sub-pixels 3 is perpendicular to the second diagonal line 12 of the virtual square 10, and the central point connection lines of each pair of third sub-pixels are equally divided into central point connection lines of two first sub-pixels 1 adjacent to each other on the second diagonal line 12, which is more beneficial to uniformity of display.
Wherein, each triangle area is provided with only a single third sub-pixel 3, and the single third sub-pixel 3, the second sub-pixel 2 adjacent to the single third sub-pixel and the first sub-pixel 1 positioned at the diagonal intersection point of the virtual square 10 form an acute triangle. Referring to fig. 1 to fig. 4 in combination, fig. 2 to fig. 4 are schematic views of a pixel unit in a pixel arrangement structure according to an embodiment of the invention. In fig. 1 an acute triangle 101 is illustrated, which is located in the left triangle area, in fig. 2 an acute triangle 102 is illustrated, which is located in the lower triangle area, in fig. 3 an acute triangle 103 is illustrated, which is located in the upper triangle area, and in fig. 4 an acute triangle 104 is illustrated, which is located in the right triangle area.
Each acute triangle corresponds to a pixel unit, the first sub-pixel 1 and the second sub-pixel 2 on each acute triangle are shared by adjacent pixel units, and each third sub-pixel 3 is not shared.
For example, the acute triangle 101 shown in fig. 1 is co-located with the acute triangle 102 shown in fig. 2, and adjacent pixel units corresponding to the two acute triangles may share the first sub-pixel 1 and the second sub-pixel 2 on the common side, but the third sub-pixel 3 is not shared. For another example, the acute triangle 103 shown in fig. 3 is co-located with the acute triangle 104 shown in fig. 4, and adjacent pixel units corresponding to the two acute triangles may share the first sub-pixel 1 and the second sub-pixel 2 on the common side, but the third sub-pixel 3 is not shared.
The pixel unit in the present invention refers to a minimum unit for displaying an image, and one pixel unit corresponds to one pixel point (pixel) measuring display resolution.
It should be noted that, the center of the sub-pixel in the present invention may be the geometric center of the sub-pixel pattern, or may be the center of the luminescent color of the sub-pixel, where the luminescent color of the sub-pixel is the maximum external luminescent intensity after the sub-pixel is excited, and the present invention is not limited thereto. In addition, the virtual square, acute triangle, various connecting lines and the like are all used for describing the position relationship of corresponding elements (such as each sub-pixel) conveniently, and are not solid elements with square, triangle, straight line and the like.
Alternatively, the areas of the first, second and third sub-pixels 1, 2 and 3 are not equal in size. Including, but not limited to, the area of the second subpixel 2 being greater than the area of the first subpixel 1, the area of the second subpixel 2 being greater than the area of the third subpixel 3, the area of the first subpixel 1 being greater than or equal to the area of the third subpixel 3.
Referring to fig. 5 in combination, in a different embodiment of the present invention, the first sub-pixel 1 is a red (R) sub-pixel, the second sub-pixel 2 is a blue (B) sub-pixel, and the third sub-pixel 3 is a green (G) sub-pixel. Alternatively, the first subpixel 1 may be a blue (B) subpixel, the second subpixel 2 may be a red (R) subpixel, and the third subpixel 3 may be a green (G) subpixel.
In the present invention, the third sub-pixel 3 is optionally a green (G) sub-pixel, and the more the number of green sub-pixels, the more desirable the luminance, because the green sub-pixel can provide 70% luminance for the common light emission when the red sub-pixel, the green sub-pixel and the blue sub-pixel generate white light when they are commonly emitted.
In practical applications, the pitch of two adjacent third sub-pixels 3 is larger than 10 micrometers (μm) and smaller than 15 micrometers (μm). The distance refers to the shortest distance between two adjacent sub-pixels. As shown in fig. 1 to 4, the distance x between the two third sub-pixels 3 satisfies the above condition, so that the third sub-pixels (such as green sub-pixels) can be distributed more uniformly, which is beneficial to the display effect.
In practical applications, each pair of third sub-pixels 3 is an organic light emitting layer formed by vapor deposition of an opening of a common mask. The two third sub-pixels 3 share the mask (such as FMM) opening, so that the space utilization rate can be improved, and the service life of the display panel can be prolonged.
Referring to fig. 1 and 2 in combination, in an embodiment, a virtual square 10 includes first pixel units arranged in a first acute triangle 101 and second pixel units arranged in a second acute triangle 102. The first acute triangle 101 and the second acute triangle 102 are symmetrical with respect to the first diagonal 11; that is, the two pixel units are located at both sides of the first diagonal line 11 and at one side of the second diagonal line 12, and the first acute triangle 101 and the second acute triangle 102 have the connection line of the first sub-pixel 1 and the second sub-pixel 2 as a common side. Similarly, referring to fig. 3 and 4 in combination, in another embodiment, the virtual square 10 may include third pixel units arranged in a third acute triangle 103 and fourth pixel units arranged in a fourth acute triangle 104. The third acute triangle 103 and the fourth acute triangle 104 are symmetrical with respect to the first diagonal 11; that is, the two pixel units are located at both sides of the first diagonal line 11 and at the other side of the second diagonal line 12, and the third acute triangle 103 and the fourth acute triangle 104 have the connection line of the first sub-pixel 1 and the second sub-pixel 2 as a common side. The above design of the present invention can make the distribution of the third sub-pixels (such as green sub-pixels) more uniform.
In a different embodiment, referring to fig. 1 and 3 in combination, the virtual square 10 may include first pixel units arranged in a first acute triangle 101 and third pixel units arranged in a third acute triangle 103, where the first acute triangle 101 and the third acute triangle 103 are symmetrical with respect to the second diagonal 12; that is, the first pixel unit and the third pixel unit of this embodiment are located at both sides of the second diagonal 12 and at the same side of the first diagonal 11. Alternatively, in a different embodiment, referring to fig. 1 and fig. 4 in combination, the virtual square 10 may include first pixel units arranged in a first acute triangle 101 and fourth pixel units arranged in a fourth acute triangle 104, where the first acute triangle 101 and the fourth acute triangle 104 form a pair triangle; that is, the first pixel unit and the fourth pixel unit of this embodiment are located on both sides of the second diagonal 12 and both sides of the first diagonal 11.
Referring to fig. 6 and fig. 7 in combination, fig. 6 is a schematic view of a pixel arrangement structure in one area of a display panel according to an embodiment of the invention, and fig. 7 is a schematic view of a pixel arrangement structure in another area of the display panel according to an embodiment of the invention. The display panel of the invention comprises a pixel arrangement according to any one of the embodiments described above. The display panel of the present invention includes a plurality of pixel arrangements arranged along a first direction A1 and a second direction A2, the first direction A1 is perpendicular to the second direction A2, and two virtual squares 10 corresponding to adjacent pixel arrangements share one side of a square. Optionally, the first direction A1 may be parallel to or have an included angle with a row direction of the pixel units arranged in the display panel array, and the second direction A2 may be parallel to or have an included angle with a column direction of the pixel units arranged in the display panel array, where the included angle is, for example, 30 degrees, 45 degrees, 60 degrees, and the like. Taking an example with an included angle of 45 degrees, the row direction of the pixel units arranged in an array is parallel to the extending direction of one diagonal line of the virtual square 10, and the column direction of the pixel units arranged in an array is parallel to the extending direction of the other diagonal line of the virtual square 10.
When the display panel displays, by designing a driving control mode, theoretically, a luminous pixel point (namely a pixel unit) can be formed by any adjacent first sub-pixel 1, second sub-pixel 2 and third sub-pixel 3, and the sub-pixels can realize a display effect with higher resolution by virtue of a physical resolution with lower resolution by virtue of a color principle. The color borrowing principle means that when an image is displayed, one pixel unit generally at least comprises sub-pixels of three primary colors of red, green and blue, and some sub-pixels can be shared by adjacent other sub-pixels, namely, the number of the pixel units corresponding to the shared sub-pixel is at least two.
In the embodiments of the display panel of the present invention, each first sub-pixel 1 may be shared by two adjacent pixel units, each second sub-pixel 2 may be shared by two adjacent pixel units, and each third sub-pixel 3 is not shared. In the embodiment shown in fig. 6 and 7, within each virtual square 10, a single third sub-pixel 3, a second sub-pixel 2 adjacent to the single third sub-pixel 3, and a first sub-pixel 1 located at the center of the virtual square 10 form an acute triangle corresponding to the pixel unit; two adjacent acute triangles are shared by the sub-pixels forming the first sub-pixel 1 and the second sub-pixel 2 by using the connection line of the first sub-pixel 1 and the second sub-pixel 2 as a common side, but each acute triangle comprises different single sub-pixels 3, namely, each third pixel 3 is not shared. The above-described design of the present invention can make the distribution of the third sub-pixels 3 more uniform.
Other sub-pixel sharing modes can be used in the display panel of the invention, and on the premise of comprising the pixel arrangement structure described in the embodiments of the invention, only the first pixel and the second sub-pixel can be shared by two adjacent pixel units, and each third sub-pixel is not shared.
Taking the first sub-pixel 1 as a red (R) sub-pixel, the second sub-pixel 2 as a blue (B) sub-pixel, and the third sub-pixel 3 as a green (G) sub-pixel as an example, please refer to fig. 8 to 10, fig. 8 to 10 respectively illustrate schematic diagrams of pixel units formed by pixel arrangement structures according to different embodiments of the present invention, and the pixel units in the display process are illustrated by dot-dash lines and acute triangles. Through the reasonable pixel arrangement structure and the sub-pixel sharing mode, the design of the driving circuit is simpler when the display panel displays.
The arrangement design of the virtual square in each embodiment of the invention can keep the relative distance between the sub-pixels consistent, for example, the distance between two sub-pixels in one virtual square (corresponding to one pixel arrangement structure) is the same as the distance between the two sub-pixels in other virtual squares (corresponding to other pixel arrangement structures), which is more beneficial to the uniformity of display.
The display panel of the present invention may be an Organic Light Emitting Diode (OLED) display panel. The display panel may further include an anode, an organic emission layer, a cathode, an insulating layer, a power line for driving each sub-pixel, a data line, etc., which are known in the art, and thus are not described herein. It should be noted that the pixel arrangement of the present invention can also be used in a Liquid Crystal Display (LCD) panel.
The display panel of the invention can be used for various large-scale display devices such as a display, a television and the like, and can also be used for various handheld display devices such as a mobile phone, a tablet personal computer and the like. The embodiment of the invention also provides a display device which comprises the display panel in each embodiment.
The embodiment of the invention also provides a mask plate group for manufacturing the pixel matrix of the display panel. The pixel matrix comprising a pixel arrangement according to any one of the embodiments above, the reticle set comprising a first reticle comprising a first open area for forming a first sub-pixel of the pixel arrangement, a second reticle comprising a second open area for forming a second sub-pixel of the pixel arrangement, and a third reticle comprising a third open area for forming a third sub-pixel of the pixel arrangement, and two adjacent third sub-pixels sharing one third open area.
Specifically, the first opening region corresponds to the shape of the first sub-pixel in the pixel arrangement, the second opening region corresponds to the shape of the second sub-pixel in the pixel arrangement, and the third opening region corresponds to the shape of the third sub-pixel in the pixel arrangement. The mask plate group can be a combination of high-precision metal mask plates and is used in an OLED evaporation process. In practical applications, each pair of third sub-pixels (such as green sub-pixels) is formed by vapor deposition of an opening of a common third mask, so that the space utilization rate can be improved, and the service life of the display panel can be prolonged.
According to the pixel arrangement structure, the display panel and the mask plate group, sub-pixel sharing is realized through the novel pixel arrangement structure, the sub-pixels can be distributed more uniformly under the limitation of the same process conditions of mask plate opening and evaporation process precision, and the space utilization rate can be improved, so that the process manufacturing difficulty of the OLED panel is reduced and the manufacturing efficiency of the OLED panel is improved under the condition that the technical requirement of high resolution is met.
The invention has been described with respect to the above-described embodiments, however, the above-described embodiments are merely examples of practicing the invention. In addition, the technical features described above in the different embodiments of the present invention may be combined with each other as long as they do not collide with each other. It should be noted that the disclosed embodiments do not limit the scope of the invention. On the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention.

Claims (10)

1. A pixel arrangement structure comprises a first sub-pixel, a second sub-pixel and a third sub-pixel which are not overlapped with each other; it is characterized in that the method comprises the steps of,
the first sub-pixel is positioned at four vertexes of a virtual square and at a diagonal intersection point of the virtual square, the virtual square is divided into four triangular areas by a first diagonal line and a second diagonal line, and the four triangular areas jointly take the diagonal intersection point of the virtual square as the vertexes;
the second sub-pixels are positioned on the first diagonal, only one second sub-pixel is positioned between two adjacent first sub-pixels on the first diagonal, and two second sub-pixels in the virtual square are symmetrically arranged relative to the second diagonal;
the third sub-pixels are arranged nearby the second diagonal line in pairs, only one pair of third sub-pixels are arranged between two adjacent first sub-pixels on the second diagonal line, and the two pairs of third sub-pixels in the virtual square are symmetrically arranged relative to the first diagonal line;
only a single third sub-pixel is arranged in each triangle area, and the single third sub-pixel, a second sub-pixel adjacent to the single third sub-pixel and a first sub-pixel positioned at a diagonal intersection point of the virtual square form an acute triangle;
each acute triangle corresponds to a pixel unit, the first sub-pixel and the second sub-pixel on each acute triangle are shared by adjacent pixel units, and each third sub-pixel is not shared.
2. The pixel arrangement according to claim 1, wherein the first and second sub-pixels are not equal in area size and the second and third sub-pixels are not equal in area size.
3. The pixel arrangement according to claim 1, wherein the center point of each second sub-pixel is located at a midpoint of a line connecting the center points of two adjacent first sub-pixels on the first diagonal.
4. A pixel arrangement according to claim 1, wherein the pitch of the two third sub-pixels in a pair is greater than 10 microns and less than 15 microns.
5. The pixel arrangement according to claim 1, wherein the first sub-pixel is a red sub-pixel, the second sub-pixel is a blue sub-pixel, and the third sub-pixel is a green sub-pixel; alternatively, the first sub-pixel is a blue sub-pixel, the second sub-pixel is a red sub-pixel, and the third sub-pixel is a green sub-pixel.
6. The pixel arrangement according to claim 1, wherein the center point line of each pair of third sub-pixels is perpendicular to the second diagonal, and the center point lines of each pair of third sub-pixels equally divide the center point lines of two adjacent first sub-pixels located on the second diagonal.
7. The pixel arrangement according to claim 1, wherein each pair of third sub-pixels is an organic light emitting layer evaporated from an opening of a common reticle.
8. The pixel arrangement according to claim 1, wherein the virtual square includes therein first pixel cells arranged in a first acute triangle and second pixel cells arranged in a second acute triangle, the first and second acute triangles being symmetrical with respect to the first diagonal.
9. A display panel comprising a pixel arrangement according to any one of claims 1-8.
10. A set of reticles for fabricating a pixel matrix for a display panel, the pixel matrix comprising a pixel arrangement according to any one of claims 1-8, the set of reticles comprising a first reticle comprising a first open area for forming a first sub-pixel of the pixel arrangement, a second reticle comprising a second open area for forming a second sub-pixel of the pixel arrangement, and a third reticle comprising a third open area for forming a third sub-pixel of the pixel arrangement, and two third sub-pixels of a pair sharing one third open area.
CN202010862600.4A 2020-08-25 2020-08-25 Pixel arrangement structure, display panel and mask plate set Active CN111969020B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010862600.4A CN111969020B (en) 2020-08-25 2020-08-25 Pixel arrangement structure, display panel and mask plate set

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010862600.4A CN111969020B (en) 2020-08-25 2020-08-25 Pixel arrangement structure, display panel and mask plate set

Publications (2)

Publication Number Publication Date
CN111969020A CN111969020A (en) 2020-11-20
CN111969020B true CN111969020B (en) 2023-04-25

Family

ID=73391283

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010862600.4A Active CN111969020B (en) 2020-08-25 2020-08-25 Pixel arrangement structure, display panel and mask plate set

Country Status (1)

Country Link
CN (1) CN111969020B (en)

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2637209A1 (en) * 2012-03-06 2013-09-11 Samsung Display Co., Ltd. Pixel arrangement structure for organic light emitting display device
CN104332486A (en) * 2014-10-29 2015-02-04 上海和辉光电有限公司 OLED (Organic Light Emitting Diode) pixel arrangement structure
WO2015180369A1 (en) * 2014-05-30 2015-12-03 京东方科技集团股份有限公司 Pixel unit, display panel, display method, and display device
WO2016107188A1 (en) * 2014-12-30 2016-07-07 Boe Technology Group Co., Ltd. Pixel structure, displaying method thereof, and display apparatus
WO2017054614A1 (en) * 2015-08-31 2017-04-06 昆山国显光电有限公司 Pixel structure and oled display panel
WO2017140038A1 (en) * 2016-02-18 2017-08-24 京东方科技集团股份有限公司 Pixel arrangement structure, display panel and display device
CN107248378A (en) * 2017-06-12 2017-10-13 广东欧珀移动通信有限公司 Pel array and display
CN207966994U (en) * 2018-02-09 2018-10-12 京东方科技集团股份有限公司 A kind of pixel arrangement structure and relevant apparatus
WO2019134514A1 (en) * 2018-01-02 2019-07-11 京东方科技集团股份有限公司 Pixel arrangement structure, manufacturing method thereof, display panel, display device and mask plate
CN110137208A (en) * 2018-02-09 2019-08-16 京东方科技集团股份有限公司 A kind of pixel arrangement structure, high-precision metal mask plate and display device
CN110224016A (en) * 2019-07-16 2019-09-10 云谷(固安)科技有限公司 Dot structure and display panel
WO2019192219A1 (en) * 2018-04-03 2019-10-10 京东方科技集团股份有限公司 Pixel array and driving method therefor, and display apparatus

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6474232B2 (en) * 2014-11-05 2019-02-27 株式会社ジャパンディスプレイ Display device
KR102525051B1 (en) * 2015-01-30 2023-04-25 삼성디스플레이 주식회사 Organic light-emitting display

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2637209A1 (en) * 2012-03-06 2013-09-11 Samsung Display Co., Ltd. Pixel arrangement structure for organic light emitting display device
WO2015180369A1 (en) * 2014-05-30 2015-12-03 京东方科技集团股份有限公司 Pixel unit, display panel, display method, and display device
CN104332486A (en) * 2014-10-29 2015-02-04 上海和辉光电有限公司 OLED (Organic Light Emitting Diode) pixel arrangement structure
WO2016107188A1 (en) * 2014-12-30 2016-07-07 Boe Technology Group Co., Ltd. Pixel structure, displaying method thereof, and display apparatus
WO2017054614A1 (en) * 2015-08-31 2017-04-06 昆山国显光电有限公司 Pixel structure and oled display panel
WO2017140038A1 (en) * 2016-02-18 2017-08-24 京东方科技集团股份有限公司 Pixel arrangement structure, display panel and display device
CN107248378A (en) * 2017-06-12 2017-10-13 广东欧珀移动通信有限公司 Pel array and display
WO2019134514A1 (en) * 2018-01-02 2019-07-11 京东方科技集团股份有限公司 Pixel arrangement structure, manufacturing method thereof, display panel, display device and mask plate
CN207966994U (en) * 2018-02-09 2018-10-12 京东方科技集团股份有限公司 A kind of pixel arrangement structure and relevant apparatus
CN110137208A (en) * 2018-02-09 2019-08-16 京东方科技集团股份有限公司 A kind of pixel arrangement structure, high-precision metal mask plate and display device
WO2019192219A1 (en) * 2018-04-03 2019-10-10 京东方科技集团股份有限公司 Pixel array and driving method therefor, and display apparatus
CN110224016A (en) * 2019-07-16 2019-09-10 云谷(固安)科技有限公司 Dot structure and display panel

Also Published As

Publication number Publication date
CN111969020A (en) 2020-11-20

Similar Documents

Publication Publication Date Title
US11800771B2 (en) Display substrate, fine metal mask set and display device
US10943955B2 (en) Pixel arrangement structure, display substrate, display device and mask plate group
US11251231B2 (en) Pixel arrangement structure, organic light emitting diode display panel, display device and mask plate assembly
US11380236B2 (en) Sub-pixel arrangement structure, mask device, and display device
US11342385B2 (en) Pixel arrangement structure, display substrate, display device, and mask plate group
CN109994503B (en) Pixel arrangement structure and related device
WO2018161809A1 (en) Oled array substrate and manufacturing method thereof, and display device
US20190296093A1 (en) Pixel structure and display apparatus
CN108321178B (en) Pixel structure, mask plate and display device
US11569302B2 (en) Pixel arrangement structure and display substrate
WO2020143213A1 (en) Pixel structure, display substrate and display device
US20230247886A1 (en) Pixel arrangement structure and display panel
CN109768073B (en) Pixel arrangement structure of organic light-emitting diode display and display panel
CN113471271A (en) Display panel and display device
CN111987130A (en) Display panel, mask assembly and display device
CN109817685B (en) OLED pixel structure and display device
CN113437122B (en) Pixel arrangement structure, mask assembly and display panel
CN212412057U (en) Display panel, mask assembly and display device
CN113471266A (en) Pixel arrangement structure, mask assembly and display panel
CN111969020B (en) Pixel arrangement structure, display panel and mask plate set
WO2019148678A1 (en) Pixel arrangement structure for organic light-emitting diode, and display panel
CN113299727A (en) Pixel arrangement structure and display device
CN215299255U (en) Pixel array and display device
CN215578570U (en) Pixel arrangement structure and display device
CN112885875B (en) Pixel arrangement structure, electronic equipment and high-precision metal mask plate

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant