CN111326640A - Method for forming window on light-emitting diode carrier plate - Google Patents

Method for forming window on light-emitting diode carrier plate Download PDF

Info

Publication number
CN111326640A
CN111326640A CN201811525758.1A CN201811525758A CN111326640A CN 111326640 A CN111326640 A CN 111326640A CN 201811525758 A CN201811525758 A CN 201811525758A CN 111326640 A CN111326640 A CN 111326640A
Authority
CN
China
Prior art keywords
window
solder mask
layer
circuit layer
light
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201811525758.1A
Other languages
Chinese (zh)
Other versions
CN111326640B (en
Inventor
李远智
李家铭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Uniflex Technology Inc
Original Assignee
Uniflex Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Uniflex Technology Inc filed Critical Uniflex Technology Inc
Priority to CN201811525758.1A priority Critical patent/CN111326640B/en
Publication of CN111326640A publication Critical patent/CN111326640A/en
Application granted granted Critical
Publication of CN111326640B publication Critical patent/CN111326640B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/85Packages
    • H10H20/8506Containers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80Constructional details
    • H10H20/85Packages
    • H10H20/857Interconnections, e.g. lead-frames, bond wires or solder balls
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/036Manufacture or treatment of packages
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/036Manufacture or treatment of packages
    • H10H20/0364Manufacture or treatment of packages of interconnections

Landscapes

  • Led Device Packages (AREA)

Abstract

The invention provides a method for forming a window on a light-emitting diode carrier plate, which comprises the following steps: forming a circuit layer and a solder mask layer on a substrate, wherein the circuit layer is provided with a working surface, and the solder mask layer covers the working surface of the circuit layer; and forming a plurality of windows on the solder mask layer by a laser engraving machine, so that the working surface of the circuit layer is not covered by the solder mask layer in the windows. Therefore, the window wall of the window has good smoothness and the problem of over-etching can be solved.

Description

在发光二极管载板形成开窗的方法Method for forming a window on a light-emitting diode substrate

技术领域technical field

本发明是关于一种电路板制造方法,尤指一种具有开窗区的发光二极管载板的制造方法。The present invention relates to a method for manufacturing a circuit board, in particular to a method for manufacturing a light-emitting diode substrate with a window area.

背景技术Background technique

传统的电路板结构通常会在金属电路层上形成一防焊层,将不需焊接的电路及金属表面都覆盖住,藉以防止焊接时造成短路及节省焊锡的用量;另一方面,防焊层可防止水气及电解质进入电路板中,以避免电路层氧化而危害电气性质,亦可防止器械损害电路层;再一方面,由于电路板上的电路层的线宽越来越窄,因此防焊层也提供相邻电路之间的绝缘功效。The traditional circuit board structure usually forms a solder mask on the metal circuit layer to cover the circuits and metal surfaces that do not need to be soldered, so as to prevent short circuits during soldering and save the amount of solder; on the other hand, the solder mask It can prevent water vapor and electrolyte from entering the circuit board, avoid the oxidation of the circuit layer and damage the electrical properties, and also prevent the device from damaging the circuit layer; Solder layers also provide insulation between adjacent circuits.

接着,利用显影蚀刻制程,移除在电路层的指定焊接点上的防焊层,使该焊接点的电路层暴露出来,以便于进行后续的焊接制程。显影蚀刻制程是利用照射特定波段的UV光或可见光于该防焊层上,以使该防焊层固化;接着利用特殊化学溶剂将未固化的防焊层材料移除,以使该焊接点的电路层暴露出来。然而,当防焊层照光固化时,因为防焊层本身反射率及厚度影响UV光或可见光的穿透度,致使位于防焊层底部的防焊材料未完全固化,且被特殊化学溶剂移除。如此,在显影制程中容易产生过度蚀刻(overcut)的问题,导致应由防焊层保护的电路层被裸露出来,当进行后续的焊接制程,很可能会造成短路,甚或毁损电路板。Next, using a development and etching process, the solder resist layer on the designated solder joints of the circuit layer is removed, so that the circuit layer of the solder joints is exposed, so as to facilitate the subsequent soldering process. The development and etching process is to use UV light or visible light of a specific wavelength band to irradiate the solder mask to cure the solder mask; then use a special chemical solvent to remove the uncured solder mask material to make the solder joints The circuit layers are exposed. However, when the solder mask is cured by light, because the reflectivity and thickness of the solder mask itself affect the penetration of UV light or visible light, the solder mask material at the bottom of the solder mask is not fully cured and is removed by special chemical solvents. . In this way, the problem of overcut is likely to occur in the developing process, resulting in the exposed circuit layer that should be protected by the solder mask. When the subsequent soldering process is performed, it is likely to cause a short circuit or even damage the circuit board.

发明内容SUMMARY OF THE INVENTION

有鉴于此,本发明的主要目的在于提供一种发光二极管载板制程,其可准确地暴露预定暴露的电路层。In view of this, the main object of the present invention is to provide a light-emitting diode substrate manufacturing process, which can accurately expose a predetermined exposed circuit layer.

为了达成上述的目的,本发明提供一种在发光二极管载板(以下简称LED载板)形成开窗的方法,包括:在一基板上形成一电路层及一防焊层,电路层具有一工作面,防焊层覆盖电路层的工作面;以及,通过雷射雕刻机在防焊层上形成多个开窗,令电路层的工作面在该些开窗中未被防焊层覆盖。In order to achieve the above object, the present invention provides a method for forming a window on a light-emitting diode carrier (hereinafter referred to as an LED carrier), comprising: forming a circuit layer and a solder resist layer on a substrate, and the circuit layer has a working The solder mask covers the working surface of the circuit layer; and a laser engraving machine is used to form a plurality of openings on the solder mask, so that the working surface of the circuit layer is not covered by the solder mask in the openings.

通过雷射雕刻所形成的防焊层开窗,其窗壁平整性佳,能够大幅改善现有技术显影制程容易过度蚀刻的问题;此外,本发明还产生了无法预期的功效在于,由于不需以曝光、显影制程进行开窗,因此所选用的防焊材料即可选用未添加光起始剂(photoinitiator)的剂型,从而可进一步降低防焊层的材料成本。The window of the solder mask formed by laser engraving has good flatness of the window wall, which can greatly improve the problem of easy over-etching in the prior art development process; The window is opened by the exposure and development process, so the selected solder mask material can be selected without adding a photoinitiator, which can further reduce the material cost of the solder mask layer.

有关本发明的其它功效及实施例的详细内容,配合图式说明如下。The details of other functions and embodiments of the present invention are described as follows with reference to the drawings.

附图说明Description of drawings

为了更清楚地说明本申请实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本申请中记载的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其它的附图。In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the following briefly introduces the accompanying drawings that are used in the description of the embodiments or the prior art. Obviously, the drawings in the following description are only These are some embodiments described in this application. For those of ordinary skill in the art, other drawings can also be obtained based on these drawings without creative efforts.

图1至图4为本发明第一实施例的制作过程的剖面示意图;1 to 4 are schematic cross-sectional views of the manufacturing process of the first embodiment of the present invention;

图5为本发明第二实施例制程所制作的LED载板的剖面示意图;5 is a schematic cross-sectional view of an LED substrate fabricated by a process according to a second embodiment of the present invention;

图6为本发明第三实施例制程所制作的LED载板的剖面示意图。FIG. 6 is a schematic cross-sectional view of an LED substrate fabricated by a manufacturing process according to a third embodiment of the present invention.

符号说明Symbol Description

10基板 20电路层10 substrates 20 circuit layers

21工作面 22表面镀层21 working surface 22 surface coating

30防焊层 31开窗30 Solder mask 31 Window

32窗壁 40LED晶粒32 window wall 40LED die

具体实施方式Detailed ways

在下文的实施方式中所述的位置关系,包括:上,下,左和右,若无特别指明,皆是以图式中组件绘示的方向为基准。The positional relationships described in the following embodiments, including: up, down, left and right, are based on the directions shown by the components in the drawings unless otherwise specified.

本发明的LED载板可为单层板结构或多层复合板结构,其可为软性电路板(Flexible Printed Circuit,FPC)的载板或硬式电路板(Printed Circuit Board,PCB)的载板,所使用的材质可为但不限于聚乙烯对苯二甲酸酯(PET)或其它聚酯薄膜、聚酰亚胺薄膜、聚酰胺酰亚胺薄膜、聚丙烯薄膜、聚苯乙烯薄膜。The LED carrier of the present invention can be a single-layer board structure or a multi-layer composite board structure, which can be a carrier board for a flexible printed circuit (FPC) or a carrier for a rigid circuit board (Printed Circuit Board, PCB). , the material used may be, but not limited to, polyethylene terephthalate (PET) or other polyester films, polyimide films, polyamideimide films, polypropylene films, and polystyrene films.

请参考图1,在本发明的第一实施例中,先在一基板10上形成一具有一工作面21的电路层20,举例而言,该基板10上例如可先形成有薄铜箔再镀铜,形成铜导电层,而后再以线路影像转移技术将铜导电层图像化,形成如前所述的电路层20。Referring to FIG. 1 , in the first embodiment of the present invention, a circuit layer 20 having a working surface 21 is first formed on a substrate 10 . For example, a thin copper foil can be formed on the substrate 10 Copper is plated to form a copper conductive layer, and then the copper conductive layer is imaged by the circuit image transfer technology to form the circuit layer 20 as described above.

接着,如图2所示,在基板10上再形成一防焊层30,使防焊层30覆盖电路层20的工作面21。在可能的实施方式中,防焊层30例如是以网板印刷涂布于基板10上,而后加以硬化制得。在其它可能的实施方式中,防焊层30例如是以半固化的防焊干膜层合于基板10上后加以硬化而形成。在可能的实施方式中,防焊层的材料主要组成为热固化型树脂、光固化型树脂或两者的混合。在可能的实施方式中,防焊层的组成中不含光起始剂、光固化剂。Next, as shown in FIG. 2 , a solder resist layer 30 is formed on the substrate 10 so that the solder resist layer 30 covers the working surface 21 of the circuit layer 20 . In a possible embodiment, the solder resist layer 30 is coated on the substrate 10 by, for example, screen printing, and then hardened. In other possible embodiments, the solder resist layer 30 is formed by, for example, laminating a semi-cured solder resist dry film on the substrate 10 and then hardening it. In a possible embodiment, the material of the solder resist layer is mainly composed of thermosetting resin, light curing resin or a mixture of the two. In a possible embodiment, the composition of the solder resist layer does not contain a photoinitiator or a photocuring agent.

接着,如图3所示,利用雷射雕刻机在防焊层30上形成多个开窗31(图式中仅绘示一个做为代表),使电路层20的工作面21在开窗31中不被防焊层30覆盖。特别是,本发明开窗的形成不涉及曝光、显影制程。其中,防焊层30具有多个各别界定开窗31的窗壁32,至少一部份窗壁32垂直于工作面21。Next, as shown in FIG. 3 , a laser engraving machine is used to form a plurality of openings 31 on the solder resist layer 30 (only one is shown in the drawing as a representative), so that the working surface 21 of the circuit layer 20 is in the opening 31 is not covered by the solder mask layer 30. In particular, the formation of the window opening of the present invention does not involve exposure and development processes. The solder resist layer 30 has a plurality of window walls 32 respectively defining the windows 31 , and at least a part of the window walls 32 is perpendicular to the working surface 21 .

如图4所示,在后续的LED封装制程中,电路层20的工作面21可再形成一表面镀层22,其可为但不限于镍层、金层、银层、钯层其中一者或其层叠结构,例如电镀镍金层叠结构、电镀镍银金层叠结构、电镀镍银层叠结构、化学镍金层叠结构、化学镍银层叠结构或镍钯金层叠结构。而后,将LED晶粒40贴装于开窗31内的表面镀层22上,贴装前亦可在表面镀层22上形成焊锡或导电胶,增加贴装的良率,然而图式中未特别绘示。所适用的LED晶粒可为覆晶LED晶粒、垂直式LED晶粒或水平式LED晶粒,必要时,可通过打线技术(wirebonding)利用导线将LED晶粒的极点与电路层20的电接点形成电性连接。较佳者,防焊层30的顶面高于容置在开窗31内的LED晶粒。As shown in FIG. 4 , in the subsequent LED packaging process, a surface plating layer 22 can be formed on the working surface 21 of the circuit layer 20 , which can be but not limited to one of a nickel layer, a gold layer, a silver layer, a palladium layer or Its laminated structure, such as electroplated nickel-gold laminated structure, electroplated nickel-silver-gold laminated structure, electroplated nickel-silver laminated structure, electroless nickel-gold laminated structure, electroless nickel-silver laminated structure or nickel-palladium-gold laminated structure. Then, the LED die 40 is mounted on the surface plating layer 22 in the opening 31. Solder or conductive glue can also be formed on the surface plating layer 22 before mounting to increase the mounting yield. However, it is not particularly drawn in the drawings. Show. The applicable LED dies can be flip-chip LED dies, vertical LED dies or horizontal LED dies. If necessary, the poles of the LED die can be connected to the circuit layer 20 with wires through wire bonding technology. The electrical contacts form electrical connections. Preferably, the top surface of the solder mask layer 30 is higher than the LED die accommodated in the opening 31 .

请参考图5,本发明第二实施例的LED载板的制程与第一实施例大致雷同,差异处在于,窗壁32与其对应的开窗范围内的工作面21之间夹一锐角,亦即该开窗31为一渐缩型开窗,使LED晶粒所发出的光线受到聚敛,避免散光的情形,较佳者,防焊层30对于LED晶粒所发光的光波具有较低的反射率,例如低于50%的反射率。Referring to FIG. 5 , the manufacturing process of the LED substrate according to the second embodiment of the present invention is substantially the same as that of the first embodiment. That is, the window 31 is a tapered window, so that the light emitted by the LED die is converged to avoid astigmatism. Preferably, the solder resist layer 30 has a lower reflection for the light wave emitted by the LED die. ratio, such as a reflectance of less than 50%.

请参考图6,本发明第三实施例的LED载板的制程与第一实施例大致雷同,差异处在于,窗壁32与其对应的开窗范围内的工作面21之间夹一钝角,亦即该开窗31为一渐扩型开窗,使LED晶粒所发出的光线可被窗壁32反射,提高亮度,较佳者,防焊层30对于LED晶粒所发光的光波具有较高的反射率,例如高于85%的反射率。Referring to FIG. 6 , the manufacturing process of the LED substrate according to the third embodiment of the present invention is substantially the same as that of the first embodiment. That is, the window 31 is a gradually expanding window, so that the light emitted by the LED die can be reflected by the window wall 32 to improve the brightness. Preferably, the solder mask layer 30 has a higher level of light waves emitted by the LED die. reflectivity, such as higher than 85%.

综合上述,本发明通过雷射雕刻所形成的防焊层开窗,其窗壁平整性佳,能够大幅改善现有技术显影制程容易过度蚀刻的问题;此外,本发明还产生了无法预期的功效在于,由于不需以曝光、显影制程进行开窗,因此所选用的防焊材料即可选用未添加光起始剂(photo initiator)的剂型,从而可进一步降低防焊层的材料成本。换言之,本发明所公开的制程能够在提高加工精度的情况下,还能降低材料成本,确可符合产业界需求。In view of the above, the solder resist layer formed by laser engraving in the present invention has good flatness of the window wall, which can greatly improve the problem of easy over-etching in the development process of the prior art; in addition, the present invention also produces unexpected effects. In this case, since the exposure and development process does not need to be used to open the window, the selected solder mask material can be in a formulation without adding a photo initiator, thereby further reducing the material cost of the solder mask layer. In other words, the process disclosed in the present invention can reduce the material cost while improving the machining accuracy, which can indeed meet the needs of the industry.

以上所述的实施例及/或实施方式,仅是用以说明实现本发明技术的较佳实施例及/或实施方式,并非对本发明技术的实施方式作任何形式上的限制,任何本领域技术人员,在不脱离本发明内容所公开的技术手段的范围,当可作些许的更动或修饰为其它等效的实施例,但仍应视为与本发明实质相同的技术或实施例。The above-mentioned embodiments and/or implementations are only used to illustrate the preferred embodiments and/or implementations for realizing the technology of the present invention, and are not intended to limit the implementation of the technology of the present invention in any form. Personnel, without departing from the scope of the technical means disclosed in the content of the present invention, may make some changes or modifications to other equivalent embodiments, but they should still be regarded as substantially the same technology or embodiment of the present invention.

Claims (5)

1.一种在发光二极管载板形成开窗的方法,其特征在于,包括:1. A method for forming a window on a light-emitting diode carrier, comprising: 在一基板上形成一电路层及一防焊层,该电路层具有一工作面,该防焊层覆盖该电路层的工作面;以及A circuit layer and a solder resist layer are formed on a substrate, the circuit layer has a working surface, and the solder resist layer covers the working surface of the circuit layer; and 通过雷射雕刻机在该防焊层上形成多个开窗,令该电路层的工作面在该些开窗中未被该防焊层覆盖。A plurality of openings are formed on the solder mask by a laser engraving machine, so that the working surface of the circuit layer is not covered by the solder mask in the openings. 2.如权利要求1所述在发光二极管载板形成开窗的方法,其特征在于,该防焊层具有多个各别界定该些开窗的窗壁,至少一部份所述窗壁垂直于该工作面。2 . The method of claim 1 , wherein the solder mask layer has a plurality of window walls respectively defining the windows, and at least a part of the window walls are vertical. 3 . on this work surface. 3.如权利要求1所述在发光二极管载板形成开窗的方法,其特征在于,该防焊层具有多个各别界定该些开窗的窗壁,至少一部份所述窗壁与其对应的开窗范围内的所述工作面之间夹一锐角。3 . The method of claim 1 , wherein the solder mask layer has a plurality of window walls respectively defining the windows, and at least a part of the window walls are connected with the window walls. 4 . An acute angle is formed between the working surfaces within the corresponding window opening range. 4.如权利要求1所述在发光二极管载板形成开窗的方法,其特征在于,该防焊层具有多个各别界定该些开窗的窗壁,至少一部份所述窗壁与其对应的开窗范围内的所述工作面之间夹一钝角。4 . The method of claim 1 , wherein the solder mask layer has a plurality of window walls respectively defining the windows, and at least a part of the window walls are connected with the window walls. 5 . An obtuse angle is formed between the working surfaces within the corresponding window opening range. 5.如权利要求1所述在发光二极管载板形成开窗的方法,其特征在于,至少一部份开窗是供容置至少一发光二极管晶粒,该防焊层的顶面高于容置在该些开窗内的发光二极管晶粒。5 . The method of claim 1 , wherein at least a part of the opening is for accommodating at least one LED die, and the top surface of the solder mask is higher than the capacitance 5 . LED dies placed in the openings.
CN201811525758.1A 2018-12-13 2018-12-13 Method for forming window on light-emitting diode carrier plate Active CN111326640B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811525758.1A CN111326640B (en) 2018-12-13 2018-12-13 Method for forming window on light-emitting diode carrier plate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811525758.1A CN111326640B (en) 2018-12-13 2018-12-13 Method for forming window on light-emitting diode carrier plate

Publications (2)

Publication Number Publication Date
CN111326640A true CN111326640A (en) 2020-06-23
CN111326640B CN111326640B (en) 2022-08-09

Family

ID=71166524

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811525758.1A Active CN111326640B (en) 2018-12-13 2018-12-13 Method for forming window on light-emitting diode carrier plate

Country Status (1)

Country Link
CN (1) CN111326640B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112165765A (en) * 2020-10-27 2021-01-01 惠州市特创电子科技有限公司 Circuit board and electronic communication device
CN115903300A (en) * 2021-08-18 2023-04-04 庆鼎精密电子(淮安)有限公司 Backlight plate and manufacturing method thereof

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1575109A (en) * 2003-06-03 2005-02-02 三星电机株式会社 Method of forming solder resist pattern
CN102934530A (en) * 2010-06-04 2013-02-13 揖斐电株式会社 Manufacturing method of circuit board
CN103855099A (en) * 2012-12-03 2014-06-11 欣兴电子股份有限公司 Substrate structure with component setting area and its manufacturing process
CN104425286A (en) * 2013-08-23 2015-03-18 宏启胜精密电子(秦皇岛)有限公司 IC carrier plate, semiconductor device having the same and manufacturing method of the IC carrier plate
CN108566738A (en) * 2018-06-13 2018-09-21 胜宏科技(惠州)股份有限公司 A kind of optic module PCB production method
CN108925061A (en) * 2018-07-31 2018-11-30 王俊 A kind of production method of PCB soldermask layer
CN108934128A (en) * 2017-05-23 2018-12-04 北大方正集团有限公司 Prevent the method, printed wiring board and computer installation of anti-solder ink plug-hole

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1575109A (en) * 2003-06-03 2005-02-02 三星电机株式会社 Method of forming solder resist pattern
CN102934530A (en) * 2010-06-04 2013-02-13 揖斐电株式会社 Manufacturing method of circuit board
CN103855099A (en) * 2012-12-03 2014-06-11 欣兴电子股份有限公司 Substrate structure with component setting area and its manufacturing process
CN104425286A (en) * 2013-08-23 2015-03-18 宏启胜精密电子(秦皇岛)有限公司 IC carrier plate, semiconductor device having the same and manufacturing method of the IC carrier plate
CN108934128A (en) * 2017-05-23 2018-12-04 北大方正集团有限公司 Prevent the method, printed wiring board and computer installation of anti-solder ink plug-hole
CN108566738A (en) * 2018-06-13 2018-09-21 胜宏科技(惠州)股份有限公司 A kind of optic module PCB production method
CN108925061A (en) * 2018-07-31 2018-11-30 王俊 A kind of production method of PCB soldermask layer

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112165765A (en) * 2020-10-27 2021-01-01 惠州市特创电子科技有限公司 Circuit board and electronic communication device
CN112165765B (en) * 2020-10-27 2021-12-07 惠州市特创电子科技股份有限公司 Circuit board and electronic communication device
CN115903300A (en) * 2021-08-18 2023-04-04 庆鼎精密电子(淮安)有限公司 Backlight plate and manufacturing method thereof
CN115903300B (en) * 2021-08-18 2024-06-07 庆鼎精密电子(淮安)有限公司 Backlight plate and manufacturing method thereof

Also Published As

Publication number Publication date
CN111326640B (en) 2022-08-09

Similar Documents

Publication Publication Date Title
US12463055B2 (en) Package substrate manufacturing method
US20090288873A1 (en) Wiring board and method of manufacturing the same
US20140175672A1 (en) Hybrid substrate with high density and low density substrate areas, and method of manufacturing the same
CN107393899B (en) Chip packaging substrate
CN1647596A (en) Circuit board and method for manufacturing the same
CN112314061B (en) Circuit board, preparation method and backlight plate
CN1398152A (en) Method for mfg. printed circuit board
TWI693004B (en) Rigid-flex circuit board and method for making the same
CN111326640B (en) Method for forming window on light-emitting diode carrier plate
US20090008133A1 (en) Patterned Circuits and Method for Making Same
CN211184397U (en) Circuit structure with anti-laser seam filling layer
TWI673784B (en) Method for forming openings on an led carrier board
US11582872B2 (en) Circuit board
TW202510252A (en) Embedded circuit packaging substrate with exposed side and manufacturing method thereof
TWI429348B (en) Multi-layer pcb modules with lateral conductive pads and fabrication methods thereof
CN209861268U (en) Multi-layer circuit board structure with through hole and blind hole simultaneously
KR20030011433A (en) Manufacturing method for hidden laser via hole of multi-layered printed circuit board
TWM590841U (en) Circuit structure with seam-filling layer
TWI708538B (en) Circuit structure having anti-laser gap-filling layer and method for making the same
TWM590842U (en) Circuit structure with laser-resistant seam-filling layer
KR100722615B1 (en) Method of manufacturing flip chip package substrate
CN112638054A (en) Manufacturing method of circuit board
CN112566352A (en) Circuit structure with anti-laser seam filling layer and manufacturing method thereof
TWI722572B (en) Circuit structure having gap-filling layer and method for making the same
KR101081153B1 (en) Method for fabricating printed-circuit-board including embedded fine pattern

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant