CN110908475A - Shenwei 1621CPU ICH-free 2 suite server mainboard - Google Patents
Shenwei 1621CPU ICH-free 2 suite server mainboard Download PDFInfo
- Publication number
- CN110908475A CN110908475A CN201911360897.8A CN201911360897A CN110908475A CN 110908475 A CN110908475 A CN 110908475A CN 201911360897 A CN201911360897 A CN 201911360897A CN 110908475 A CN110908475 A CN 110908475A
- Authority
- CN
- China
- Prior art keywords
- chip
- path
- pci
- pcie
- expansion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000007726 management method Methods 0.000 claims description 20
- 230000002093 peripheral effect Effects 0.000 claims description 4
- 230000006870 function Effects 0.000 claims description 3
- 101100217781 Staphylococcus aureus (strain MSSA476) atpA gene Proteins 0.000 claims description 2
- 238000004891 communication Methods 0.000 claims description 2
- 238000013500 data storage Methods 0.000 claims description 2
- 238000012544 monitoring process Methods 0.000 claims description 2
- 238000006243 chemical reaction Methods 0.000 description 4
- 230000007123 defense Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 102100025597 Caspase-4 Human genes 0.000 description 1
- 101100273284 Homo sapiens CASP4 gene Proteins 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000004807 localization Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/18—Packaging or power distribution
- G06F1/183—Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Human Computer Interaction (AREA)
- Mathematical Physics (AREA)
- Information Transfer Systems (AREA)
Abstract
The invention discloses a Shenwei 1621CPU ICH-free 2 set server mainboard, which comprises a CPU, a BIOS chip, a memory slot, a mainboard time sequence control chip, a PCIE bus expansion chip, a BMC management chip, a network chip, an SATA chip, an SAS chip, a USB chip and a PCIE slot. The BIOS chip, the memory slot, the BMC management chip and the PCIE bus expansion chip are directly connected with the CPU. The CPU supports two sets of PCI-E X8 signals: one group of PCI-E X8 is used as the input of the SAS expansion chip and provides 2 groups of Mini-SASX4 interfaces; and the other group of PCI-E X8 signals are connected with the input end of the PCI-E bus expansion chip, and the PCIE bus expansion chip provides 1-path PCIE3.0X16, 3-path PCI-E3.0X8, 2-path PCI-E X4 and 4-path PCI-EX1 as output and is used for expanding various low-speed and high-speed data ports. The invention adopts the domestic Shenwei SW1621CPU to carry a domestic deep operating system, and has the characteristics of high processing speed, flexible interface expansion, high cost performance, high safety level and the like.
Description
Technical Field
The invention relates to the technical field of server motherboards, in particular to a Shenwei 1621CPU ICH-free 2 suite server motherboard.
Background
In China, after a Chinese-style event, the localization problem of the information industry is gradually brought to the schedule, and as the importance of the information industry, the autonomous controllability of the server industry is very important. In recent years, the country has increased the investment in the domestic autonomous controllable information industry, and each large server manufacturer has also successively introduced a batch of domestic autonomous controllable servers with the Shenwei SW1621CPU as the core, but most of these server manufacturers adopt the ICH2 suite design scheme, which not only has high price, but also has great performance constraints.
Therefore, how to provide a low-cost, excellent-performance and ICH-free 1621CPU server motherboard 2 set of cards that can meet the application requirements of key industries such as national defense, finance, telecommunication, energy and the like is a problem that needs to be solved by those skilled in the art.
Disclosure of Invention
In view of this, the invention provides a shenwei 1621CPU ICH-free 2 suite server motherboard, which uses a SW1621 processor as a core to carry a PCIE SWITCH ICH-free 2 suite scheme, and aims to replace an intel middle and low-end server, realize autonomous controllability of information security, and provide powerful support for constructing national information security.
In order to achieve the purpose, the invention provides the following technical scheme:
a Shenwei 1621CPU ICH-free 2 set server mainboard comprises a CPU, a BIOS chip, a memory slot, a time sequence control chip, a PCIE bus expansion chip, a BMC management chip, an SAS chip, a network chip, an SATA chip, a USB chip and a PCIE slot;
the BIOS chip, the memory slot, the BMC management chip, the SAS chip and the PCIE bus expansion chip are directly connected with the CPU, and the BMC management chip is connected with the CPU through an I2C bus and used for monitoring the physical health state of the CPU and transmitting parameters;
1 group of X8 PCIE signals of the CPU are connected with the input end of the SAS expansion chip, 2 paths of Mini-SAS X4 signals are output to the outside through the SAS switching chip, and 8 paths of SATA3.0 interfaces can be provided to the outside through the SAS signal connector at most;
the 1 group of X8 PCIE signals of the CPU are connected with the input end of a PCI-E bus expansion chip, the PCI-E bus expansion chip takes 1 path of PCI-E X16, 3 paths of PCI-E X8, 2 paths of PCI-E X4 and 5 paths of PCI-E X1 as output and is used for the expansion of high and low speed bus interfaces, wherein:
1) the 1 path of X16 PCIE3.0 signal is connected to the PCIE X16 physical expansion slot, and the 3 paths of X8 PCIE3.0 signal are respectively connected to 3 PCIE X8 physical expansion slots, so as to expand an external high-performance expansion card;
2) the 1-path X4 PCIE3.0 signal is connected to the NVME slot and is used for expanding the high-performance data storage medium;
3) the 1 path of X4 PCIE3.0 signal is connected to the SATA expansion chip, and 3 paths of SATA3.0 interfaces and 1 path of msata3.0 interfaces are expanded and used for expanding and connecting a server operating system disk and a data disk;
4) the 1 path of X4 PCIE3.0 signal is connected to a network control chip, 4 paths of gigabit Ethernet interfaces are expanded, and a data exchange communication channel between a server and peripheral equipment is provided;
5) 2X 1 PCIE3.0 signals are respectively connected to the USB switching chip, and 6 USB3.0 and 2 USB2.0 interfaces are expanded for connecting peripheral equipment such as a keyboard, a mouse and a USB flash disk;
6) the 1-path X1 PCIE2.0 signal is connected to a BMC management chip, and provides a 1-path VGA display interface, a 1-path management interface and a 1-path management serial port for realizing remote health management and KVM-OVER-IP functions of the server;
7) and the 1 path of X1 PCIE2.0 signal is connected to the Mini-PCIE slot and is used for expanding the server trusted module.
Preferably, in the ICH-free 2 suite server motherboard of the shenwei 1621CPU, the BIOS memory chip is AT25F512B, the timing control chip is LCMX02, the PCIE expansion chip is PEX8780, the BMC management chip is AST2400, the SAS chip is SAS2008, the network chip is intel 350, the SATA chip is Marvell88SE9215, and the USB chip is UPD 720201.
Preferably, in the above-mentioned schwann 1621CPU ICH-free 2 deck server motherboard, the CPU adopts a schwann SW1621 integrated device.
Through the technical scheme, compared with the prior art, the invention has the beneficial effects that: the invention takes an SW1621 processor as a core to carry PCIE SWITCH ICH-free 2 set of sheets, aims to replace an Intel middle and low-end server, realizes the autonomous controllability of information safety, and provides powerful support for constructing national information safety; the cable has the characteristics of low price, excellent performance and capability of meeting the application requirements of key industries such as national defense, finance, telecommunication, energy and the like.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
Figure 1 is a general structural framework of the present invention.
Fig. 2 is a schematic structural diagram of a server motherboard according to the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1 and fig. 2, a novel Shenwei 1621CPU ICH-free 2 suite server motherboard disclosed by the present invention includes a CPU, a BIOS chip, a memory slot, a power timing control chip, a PCIE bus expansion chip, a BMC management chip, an SAS chip, a network chip, an SATA chip, a USB chip, and a PCIE slot.
1. The mainboard takes the Shenwei SW1621 as a core, completes power supply and time sequence control of the mainboard through a power supply time sequence control chip LCMXX 02, loads BIOS from a BIOS chip AT25F512B through an SPI data bus, and finally completes the starting of the mainboard; the Shenwei SW1621CPU supports an eight-channel DDR3 memory controller, a single channel supports 32GB at most, a total of 256GB of memory is supported, and the speed can reach 1600MHz at most;
2. the Shenwei SW1621 supports 2 sets X8 PCIE 3.0: 1 set of X8 PCIE3.0 bus is expanded to 1 path of PCI-E X16, 3 paths of PCI-E X8, 2 paths of PCI-E X4 and 5 paths of PCI-E X1 as output through a PCIE bus expansion chip PEX8780 and is used for expansion of a low-speed bus interface; the 1 group of X8 PCIE3.0 outputs 2 paths of X4 Mini-SAS interfaces through the SAS switching chip, and 8 paths of SAS/SATA interfaces can be provided to the outside at most.
3. One PCIE bus expansion chip PEX8780 expands 1 lane of PCI-E X16, 3 lanes of PCI-E X8, 2 lanes of PCIE3.0X 4, and 5 lanes of PCIE 2.0X 1 buses: wherein, the 1 path of X16 PCIE3.0 signal is connected to the PCIE X16 physical expansion slot, and the 3 paths of X8 PCIE3.0 signal are respectively connected to the 3 PCIE X8 physical expansion slots; the 1 path of PCI-E3.0X 4 signal is expanded into 4 paths of SATA3.0 signals through a SATA conversion chip Marvell88SE9215, and the 1 path of PCI-E3.0X 4 signal is externally led out through an NVME slot; 5-way PCI-E2.0X 1 signal: 1 path of PCIE 2.0X 1 signal is expanded out of 4 paths of gigabit Ethernet interfaces through a network control chip intel 35; 1 path of PCI-E2.0X 1 signal is expanded to the outside by a BMC management chip AST2400 to form a 1 path of VGA display interface, a 1 path of management interface and a 1 path of management serial port; 2 paths of PCIE 2.0X 1 signals are respectively expanded out of 6 paths of USB3.0 interfaces through 2 USB conversion chips UPD 720201; the 1-way PCI-E2.0X 1 signal is connected to the Mini-PCIE slot.
4. 1 path of X1 PCIE3.0 bus output by the PCIE bus expansion chip PEX8780 is expanded out of 4 paths of SATA3.0 interfaces through an SATA chip Marvell88SE9215, wherein the 1 path of SATA interface is connected with an MSATA connector, and the 3 paths of SATA are connected with the SATA connector;
5. 1 path of X1 PCIE2.0 signal output by the PCIE bus extension chip PEX8780 is extended out of 4 paths of gigabit Ethernet interfaces through 1 network chip intel 350 and is connected to a server mainboard RJ45 connector;
6. 1 path of X1 PCIE2.0 signal output by the PCIE bus extension chip PEX8780 expands 2 paths of USB2.0 and 2 paths of USB3.0 signals through 1 USB conversion chip UPD 720201: 1 path of the 2 paths of USB3.0 signals is connected to a Mini-PCIE slot for expanding a safe and credible module; the 1 path of USB2.0 is connected to the BMC chip and is used for realizing a KVM-OVER-IP function; the 2-channel USB3.0 is directly led out through the mainboard connector.
7. The SPI data bus of the SW1621CPU is connected to the BIOS chip through the level conversion chip for carrying the BIOS starting program.
The embodiments in the present description are described in a progressive manner, each embodiment focuses on differences from other embodiments, and the same and similar parts among the embodiments are referred to each other. The device disclosed by the embodiment corresponds to the method disclosed by the embodiment, so that the description is simple, and the relevant points can be referred to the method part for description.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (3)
1. A Shenwei 1621CPU ICH-free 2 set server mainboard comprises a CPU, a BIOS chip, a memory slot, a time sequence control chip, a PCIE bus expansion chip, a BMC management chip, an SAS chip, a network chip, an SATA chip, a USB chip and a PCIE slot;
the BIOS chip, the memory slot, the BMC management chip, the SAS chip and the PCIE bus expansion chip are directly connected with the CPU, and the BMC management chip is connected with the CPU through an I2C bus and used for monitoring the physical health state of the CPU and transmitting parameters;
1 group of X8 PCIE signals of the CPU are connected with the input end of the SAS expansion chip, 2 paths of Mini-SAS X4 signals are output to the outside through the SAS switching chip, and 8 paths of SATA3.0 interfaces can be provided to the outside through the SAS signal connector at most;
the 1 group of X8 PCIE signals of the CPU are connected with the input end of a PCI-E bus expansion chip, the PCI-E bus expansion chip takes 1 path of PCI-E X16, 3 paths of PCI-E X8, 2 paths of PCI-E X4 and 5 paths of PCI-E X1 as output and is used for the expansion of high and low speed bus interfaces, wherein:
1) the 1 path of X16 PCIE3.0 signal is connected to a PCIE X16 physical expansion slot, and the 3 paths of X8 PCIE3.0 signal are respectively connected to 3 PCIE X8 physical expansion slots, so as to expand an external high-performance expansion card;
2) the 1-path X4 PCIE3.0 signal is connected to the NVME slot and is used for expanding the high-performance data storage medium;
3) the 1 path of X4 PCIE3.0 signal is connected to the SATA expansion chip, and 3 paths of SATA3.0 interfaces and 1 path of msata3.0 interfaces are expanded and used for expanding and connecting a server operating system disk and a data disk;
4) the 1 path of X4 PCIE3.0 signal is connected to a network control chip, 4 paths of gigabit Ethernet interfaces are expanded, and a data exchange communication channel between a server and peripheral equipment is provided;
5) 2X 1 PCIE3.0 signals are respectively connected to the USB switching chip, and 6 USB3.0 and 2 USB2.0 interfaces are expanded for connecting peripheral equipment such as a keyboard, a mouse and a USB flash disk;
6) the 1-path X1 PCIE2.0 signal is connected to a BMC management chip, and provides a 1-path VGA display interface, a 1-path management interface and a 1-path management serial port for realizing remote health management and KVM-OVER-IP functions of the server;
7) and the 1 path of X1 PCIE2.0 signal is connected to the Mini-PCIE slot and is used for expanding the server trusted module.
2. The Shenwei 1621CPU ICH-free 2 suite server mainboard as claimed in claim 1, wherein the BIOS storage chip is AT25F512B, the timing control chip is LCMX02, the PCIE exhibition chip is PEX8780, the BMC management chip is AST2400, the SAS chip is SAS2008, the network chip is Intel 350, the SATA chip is Marvell88SE9215, and the USB chip is UPD 720201.
3. The Shenwei 1621CPU ICH-free 2 chip set server motherboard as claimed in claim 1 or 2, wherein the CPU is integrated with Shenwei SW 1621.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911360897.8A CN110908475A (en) | 2019-12-26 | 2019-12-26 | Shenwei 1621CPU ICH-free 2 suite server mainboard |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911360897.8A CN110908475A (en) | 2019-12-26 | 2019-12-26 | Shenwei 1621CPU ICH-free 2 suite server mainboard |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110908475A true CN110908475A (en) | 2020-03-24 |
Family
ID=69827731
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911360897.8A Pending CN110908475A (en) | 2019-12-26 | 2019-12-26 | Shenwei 1621CPU ICH-free 2 suite server mainboard |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110908475A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112905515A (en) * | 2021-03-15 | 2021-06-04 | 西安超越申泰信息科技有限公司 | Mainboard that has big dipper locate function based on explain why 421 treater of Shenwei |
| CN112925734A (en) * | 2021-03-15 | 2021-06-08 | 西安超越申泰信息科技有限公司 | Portable computer mainboard based on Shenwei 421 treater |
| CN115794711A (en) * | 2022-10-28 | 2023-03-14 | 芯跳科技(广州)有限公司 | High-speed serial computer expansion bus standard back plate |
| WO2023208135A1 (en) * | 2022-04-29 | 2023-11-02 | 苏州元脑智能科技有限公司 | Server and server management system therefor |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108710591A (en) * | 2018-07-23 | 2018-10-26 | 无锡航天江南数据系统科技有限公司 | A kind of server master board based on 1621 processor of Shen prestige |
| CN209281294U (en) * | 2019-02-21 | 2019-08-20 | 成都申威科技有限责任公司 | A kind of EEB server master board based on 1621 processor of Shen prestige and Shen Wei ICH2 chipset |
| US20190303335A1 (en) * | 2018-03-28 | 2019-10-03 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Bmc coupled to an m.2 slot |
| CN209728624U (en) * | 2019-05-17 | 2019-12-03 | 无锡泰泓信息科技有限公司 | A kind of domestic server master board based on 1621 chip of Shen prestige |
| CN211149356U (en) * | 2019-12-26 | 2020-07-31 | 中航鸿电(北京)信息科技有限公司 | Shenwei 1621CPU ICH-free 2 suite server mainboard |
-
2019
- 2019-12-26 CN CN201911360897.8A patent/CN110908475A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20190303335A1 (en) * | 2018-03-28 | 2019-10-03 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Bmc coupled to an m.2 slot |
| CN108710591A (en) * | 2018-07-23 | 2018-10-26 | 无锡航天江南数据系统科技有限公司 | A kind of server master board based on 1621 processor of Shen prestige |
| CN209281294U (en) * | 2019-02-21 | 2019-08-20 | 成都申威科技有限责任公司 | A kind of EEB server master board based on 1621 processor of Shen prestige and Shen Wei ICH2 chipset |
| CN209728624U (en) * | 2019-05-17 | 2019-12-03 | 无锡泰泓信息科技有限公司 | A kind of domestic server master board based on 1621 chip of Shen prestige |
| CN211149356U (en) * | 2019-12-26 | 2020-07-31 | 中航鸿电(北京)信息科技有限公司 | Shenwei 1621CPU ICH-free 2 suite server mainboard |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112905515A (en) * | 2021-03-15 | 2021-06-04 | 西安超越申泰信息科技有限公司 | Mainboard that has big dipper locate function based on explain why 421 treater of Shenwei |
| CN112925734A (en) * | 2021-03-15 | 2021-06-08 | 西安超越申泰信息科技有限公司 | Portable computer mainboard based on Shenwei 421 treater |
| WO2023208135A1 (en) * | 2022-04-29 | 2023-11-02 | 苏州元脑智能科技有限公司 | Server and server management system therefor |
| CN115794711A (en) * | 2022-10-28 | 2023-03-14 | 芯跳科技(广州)有限公司 | High-speed serial computer expansion bus standard back plate |
| CN115794711B (en) * | 2022-10-28 | 2023-12-08 | 芯跳科技(广州)有限公司 | High-speed serial computer expansion bus standard backboard |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110908475A (en) | Shenwei 1621CPU ICH-free 2 suite server mainboard | |
| CN211427190U (en) | Server circuit and mainboard based on Feiteng treater 2000+ | |
| CN203241876U (en) | Self-adaptive configuration PCIE expansion box | |
| CN210954874U (en) | Domestic computer mainboard based on Shenwei SW421 treater | |
| CN211427336U (en) | Embedded VPX calculation module | |
| CN109032989A (en) | A kind of server master board framework based on Shen prestige processor and bridge piece | |
| CN101470584A (en) | Hard disk expansion apparatus | |
| CN211427337U (en) | Computer mainboard based on explain majestic treaters | |
| CN204719749U (en) | Computer module | |
| CN109947682B (en) | Server mainboard and server | |
| CN211149356U (en) | Shenwei 1621CPU ICH-free 2 suite server mainboard | |
| CN112306938B (en) | Hot plug method and device for OCP card and multi-host card | |
| CN202383569U (en) | Mainboard with multifunctional extensible peripheral component interconnect express (PCIE) interface device | |
| CN209928414U (en) | Mainboard and computer equipment | |
| CN110990332A (en) | Server mainboard based on explain majestic treaters | |
| CN213581897U (en) | Novel display control calculation module | |
| CN216352292U (en) | Server mainboard and server | |
| RU173335U1 (en) | Processor Module (MVE8S-RS) | |
| CN213276462U (en) | Two-way server mainboard and two-way server | |
| CN113485960B (en) | General platform and computer based on FT-2000-4 | |
| CN214202377U (en) | CPCIE main control board based on Feiteng platform | |
| CN215599631U (en) | Double-circuit server mainboard based on Shenwei 3231 processor | |
| CN211293820U (en) | Embedded CPCI-E calculation module | |
| CN210955055U (en) | Display control computer motherboard framework based on soar | |
| CN213582152U (en) | PCIE signal bit width automatic switching device of desktop and server system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |