CN110769353A - Signal processing method, signal processing device, electronic equipment and storage medium - Google Patents

Signal processing method, signal processing device, electronic equipment and storage medium Download PDF

Info

Publication number
CN110769353A
CN110769353A CN201811475695.3A CN201811475695A CN110769353A CN 110769353 A CN110769353 A CN 110769353A CN 201811475695 A CN201811475695 A CN 201811475695A CN 110769353 A CN110769353 A CN 110769353A
Authority
CN
China
Prior art keywords
signal
thread
power amplifier
mute
hardware circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201811475695.3A
Other languages
Chinese (zh)
Inventor
沙永涛
员靖
胡刚涛
秦思
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Didi Infinity Technology and Development Co Ltd
Original Assignee
Beijing Didi Infinity Technology and Development Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Didi Infinity Technology and Development Co Ltd filed Critical Beijing Didi Infinity Technology and Development Co Ltd
Priority to CN201811475695.3A priority Critical patent/CN110769353A/en
Publication of CN110769353A publication Critical patent/CN110769353A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04RLOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R3/00Circuits for transducers, loudspeakers or microphones

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Acoustics & Sound (AREA)
  • Signal Processing (AREA)
  • Telephone Function (AREA)

Abstract

The application provides a signal processing method, a signal processing device, electronic equipment and a storage medium, and relates to the field of signal processing. Wherein, the method comprises the following steps: continuously generating a mute signal; and transmitting the mute signal to a power amplifier to keep the power amplifier in an opening state, wherein the power amplifier is used for amplifying a useful signal. The embodiment of the application continuously generates the mute signal and transmits the mute signal to the power amplifier, so that the power amplifier can be always kept in the open state, the condition that the power amplifier is opened when a useful signal arrives and is turned off after the transmission of the useful signal is finished is improved, impulse interference signals generated in the moment of turning on and off the power amplifier are greatly reduced, and the intelligent voice equipment can work more stably.

Description

Signal processing method, signal processing device, electronic equipment and storage medium
Technical Field
The present application relates to the field of signal processing technologies, and in particular, to a signal processing method and apparatus, an electronic device, and a storage medium.
Background
With the coming of the artificial intelligence era, intelligent voice devices (such as intelligent sound boxes, intelligent robots and the like) are rapidly developed, and the voice control function is an important function and is also an entrance for realizing intellectualization.
When the smart audio device plays audio, due to design limitations of the device, an impulse interference signal is generally generated at the moment when a circuit element (such as a power amplifier) is turned on or off, and the impulse interference signal may generate noise to affect normal operation of the smart audio device.
Disclosure of Invention
In view of the above, an object of the embodiments of the present application is to provide a signal processing method, an apparatus, an electronic device, and a storage medium, which can continuously generate a mute signal and transmit the mute signal to a power amplifier, so that the power amplifier is always in an on state, thereby reducing the number of times of generating impulse interference signals.
In one aspect, an embodiment of the present application provides a signal processing method, including: continuously generating a mute signal; and transmitting the mute signal to a power amplifier to keep the power amplifier in an opening state, wherein the power amplifier is used for amplifying a useful signal.
The embodiment of the application continuously generates the mute signal and transmits the mute signal to the power amplifier, so that the power amplifier can be always kept in the open state, the condition that the power amplifier is opened when a useful signal arrives and is turned off after the transmission of the useful signal is finished is improved, impulse interference signals generated in the moment of turning on and off the power amplifier are greatly reduced, and the intelligent voice equipment can work more stably.
Optionally, the method further comprises: when a useful signal carrying information is received, superposing the useful signal and the mute signal; and transmitting the superposed signal to the power amplifier.
Because the useful signal is superposed with the mute signal, the definition of the superposed signal is similar to that of the signal which is singly transmitted, and when the useful signal is transmitted to the power amplifier, the power amplifier is in an open state, and the probability of generating impulse interference signals in the transmission process of the useful signal is smaller.
Optionally, the muting signal is a digital muting signal, and the superimposing the useful signal and the muting signal includes: and superposing the received digital useful signal carrying the information with the digital mute signal to obtain a digital combined signal.
The superposition of the useful signal and the mute signal may be the superposition of a digital useful signal and a digital mute signal, since both are digital signals, the result obtained by the superposition may be more accurate, and the digital mute signal may be a signal that is always output as zero, so that the probability of the digital mute signal having an error is reduced.
Optionally, the passing the superimposed signal to the power amplifier includes: the digital combined signal is converted to an analog combined signal and the analog combined signal is passed to the power amplifier.
In order to play the digital combined signal generated by superposition, the digital signal needs to be converted into an analog signal through digital-to-analog conversion, and then the analog signal is sent to the power amplifier, and the power amplifier can amplify the analog signal and then transmit the amplified analog signal to a subsequent hardware circuit, so that the playing function is completed.
Optionally, the continuously generating the mute signal includes: receiving the mute signal generated continuously by a first thread; the passing the mute signal to a power amplifier comprises: passing the mute signal to the power amplifier through a first thread.
Specifically, the first thread may receive a continuously generated mute signal and transmit the mute signal to the power amplifier, and the first thread may continuously receive the mute signal and continuously transmit the mute signal to the power amplifier, so that the power amplifier is always in an on state.
Optionally, before the continuously passing the mute signal to the power amplifier through the first thread, the method further comprises: and if the hardware circuit is not started, calling a first interface function through the first thread so as to enable the first interface function to operate and complete the enabling of the hardware circuit, wherein the hardware circuit comprises a power amplifier.
Before the first thread transmits the mute signal to the power amplifier, whether the hardware circuit is configured or not, that is, whether the hardware circuit is started or not, if the hardware circuit is not started, the first thread can call a first interface function, and the enabling of the hardware circuit can be completed when the first interface function is operated, so that the hardware circuit is started.
Optionally, the method further comprises: passing the useful signal to the power amplifier by the second thread upon arrival of the useful signal; terminating the second thread when the useful signal completes outputting.
The useful signal can be transmitted through the second thread, when the useful signal arrives, the useful signal is transmitted to the power amplifier through the second thread, and when the useful signal transmission is completed, the second thread can stop working; when the second thread is not required to be changed too much, the mute signal is continuously transmitted to the power amplifier through the first thread to maintain the working state of the power amplifier, and the generation of the impulse interference signal can be reduced under the condition of less change workload.
Optionally, before the useful signal is passed to the power amplifier by the second thread, the method further comprises: determining, by the second thread, that the hardware circuit is turned on.
Before the useful signal is transmitted by the second thread, the hardware circuit needs to be determined to be opened, so that the reliability of signal transmission is improved as much as possible.
Optionally, the method further comprises: stopping the transmission of a mute signal by the first thread; judging whether threads except the first thread occupy the hardware circuit or not through the first thread; and if not, releasing the hardware circuit through the first thread.
In the embodiment of the present application, the first thread usually starts to operate first and stops operating last, so before the first thread stops operating, it can be determined whether another thread occupies the hardware circuit (usually, no other thread occupies the hardware circuit), and if not, the first thread releases the hardware circuit, i.e., turns off the hardware circuit.
On the other hand, an embodiment of the present application further provides a signal processing apparatus, including: a mute generation module for continuously generating a mute signal; and the mute transmission module is used for transmitting the mute signal to a power amplifier so as to keep the power amplifier in an open state, and the power amplifier is used for amplifying a useful signal.
The embodiment of the application continuously generates the mute signal and transmits the mute signal to the power amplifier, so that the power amplifier can be always kept in the open state, the condition that the power amplifier is opened when a useful signal arrives and is turned off after the transmission of the useful signal is finished is improved, impulse interference signals generated in the moment of turning on and off the power amplifier are greatly reduced, and the intelligent voice equipment can work more stably.
Optionally, the apparatus further comprises: the signal superposition module is used for superposing the useful signal and the mute signal when receiving the useful signal carrying information; and the superposition transmission module is used for transmitting the superposed signals to the power amplifier.
Because the useful signal is superposed with the mute signal, the definition of the superposed signal is similar to that of the signal which is singly transmitted, and when the useful signal is transmitted to the power amplifier, the power amplifier is in an open state, and the probability of generating impulse interference signals in the transmission process of the useful signal is smaller.
Optionally, the signal superimposing module is further configured to superimpose the received digital useful signal carrying the information and the digital mute signal, so as to obtain a digital combined signal.
The superposition of the useful signal and the mute signal may be the superposition of a digital useful signal and a digital mute signal, since both are digital signals, the result obtained by the superposition may be more accurate, and the digital mute signal may be a signal that is always output as zero, so that the probability of the digital mute signal having an error is reduced.
Optionally, the superposition transfer module is further configured to convert the digital combined signal into an analog combined signal, and transfer the analog combined signal to the power amplifier.
In order to play the digital combined signal generated by superposition, the digital signal needs to be converted into an analog signal through digital-to-analog conversion, and then the analog signal is sent to the power amplifier, and the power amplifier can amplify the analog signal and then transmit the amplified analog signal to a subsequent hardware circuit, so that the playing function is completed.
Optionally, the mute generation module is further configured to receive, by a first thread, the mute signal generated continuously; the mute transmission module is further configured to transmit the generated mute signal to the power amplifier through a first thread.
Specifically, the first thread may receive a continuously generated mute signal and transmit the mute signal to the power amplifier, and the first thread may continuously receive the mute signal and continuously transmit the mute signal to the power amplifier, so that the power amplifier is always in an on state.
Optionally, the apparatus further comprises: and the function calling module is used for calling a first interface function through the first thread if the hardware circuit is not started so as to enable the first interface function to operate and complete the enabling of the hardware circuit, wherein the hardware circuit comprises a power amplifier.
Before the first thread transmits the mute signal to the power amplifier, whether the hardware circuit is configured or not, that is, whether the hardware circuit is started or not, if the hardware circuit is not started, the first thread can call a first interface function, and the enabling of the hardware circuit can be completed when the first interface function is operated, so that the hardware circuit is started.
Optionally, the apparatus further comprises: a useful signal transfer module for transferring the useful signal to the power amplifier through the second thread when the useful signal arrives; and the second thread stopping module is used for terminating the second thread when the useful signal is output.
The useful signal can be transmitted through the second thread, when the useful signal arrives, the useful signal is transmitted to the power amplifier through the second thread, and when the useful signal transmission is completed, the second thread can stop working; when the second thread is not required to be changed too much, the mute signal is continuously transmitted to the power amplifier through the first thread to maintain the working state of the power amplifier, and the generation of the impulse interference signal can be reduced under the condition of less change workload.
Optionally, the apparatus further comprises: and the confirmation opening module is used for determining that the hardware circuit is opened through the second thread.
Before the useful signal is transmitted by the second thread, the hardware circuit needs to be determined to be opened, so that the reliability of signal transmission is improved as much as possible.
Optionally, the apparatus further comprises: a mute stop module for stopping transmitting a mute signal through the first thread; the thread occupation judging module is used for judging whether threads except the first thread occupy the hardware circuit or not through the first thread; a hardware circuit release module to release the hardware circuit through the first thread.
In the embodiment of the present application, the first thread usually starts to operate first and stops operating last, so before the first thread stops operating, it can be determined whether another thread occupies the hardware circuit (usually, no other thread occupies the hardware circuit), and if not, the first thread releases the hardware circuit, i.e., turns off the hardware circuit.
On the other hand, an embodiment of the present application further provides an electronic device, including: a processor, a storage medium, and a bus; the storage medium stores machine-readable instructions executable by a processor, the processor and the storage medium communicating via a bus when the electronic device is operating, the processor executing the machine-readable instructions to perform a signal processing method as provided in one aspect above.
On the other hand, embodiments of the present application further provide a storage medium, where a computer program is stored, and the computer program is executed by a processor to perform the signal processing method provided in the above aspect.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings that are required to be used in the embodiments will be briefly described below, it should be understood that the following drawings only illustrate some embodiments of the present application and therefore should not be considered as limiting the scope, and for those skilled in the art, other related drawings can be obtained from the drawings without inventive effort.
Fig. 1 is a schematic structural diagram of an electronic device according to an embodiment of the present invention;
fig. 2 is a diagram illustrating an application scenario of a signal transmission method provided by an embodiment of the present application;
fig. 3 is a schematic flowchart of a signal processing method according to an embodiment of the present application;
fig. 4 is a partial schematic flow chart of a signal processing method according to an embodiment of the present application;
fig. 5 is a schematic flowchart of another signal processing method according to an embodiment of the present application;
fig. 6 is a partial schematic flow chart of a signal processing method according to an embodiment of the present application;
fig. 7 is a partial flowchart of a signal processing method according to an embodiment of the present application;
fig. 8 is a schematic block diagram of a signal processing apparatus according to an embodiment of the present application;
FIG. 9 is a waveform diagram illustrating the transmission of a useful signal according to the prior art;
fig. 10 is a waveform diagram illustrating the transmission of a useful signal according to an embodiment of the present application.
Detailed Description
In order to make the purpose, technical solutions and advantages of the embodiments of the present application clearer, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it should be understood that the drawings in the present application are for illustrative and descriptive purposes only and are not used to limit the scope of protection of the present application. The flowcharts used in this application illustrate operations implemented according to some embodiments of the present application. It should be understood that the operations of the flow diagrams may be performed out of order, and steps without logical context may be performed in reverse order or simultaneously. One skilled in the art, under the guidance of this application, may add one or more other operations to, or remove one or more operations from, the flowchart.
In addition, the described embodiments are only a part of the embodiments of the present application, and not all of the embodiments. The components of the embodiments of the present application, generally described and illustrated in the figures herein, can be arranged and designed in a wide variety of different configurations. Thus, the following detailed description of the embodiments of the present application, presented in the accompanying drawings, is not intended to limit the scope of the claimed application, but is merely representative of selected embodiments of the application. All other embodiments, which can be derived by a person skilled in the art from the embodiments of the present application without making any creative effort, shall fall within the protection scope of the present application.
It should be noted that in the embodiments of the present application, the term "comprising" is used to indicate the presence of the features stated hereinafter, but does not exclude the addition of further features.
Fig. 1 is a schematic structural diagram of an electronic device according to an embodiment of the present invention. For example, a processor may be used on the electronic device 100 and to perform the functions herein.
The electronic device 100 may be a general-purpose computer or a special-purpose computer, both of which may be used to implement the user behavior prediction method of the present application. Although only a single computer is shown, for convenience, the functions described herein may be implemented in a distributed fashion across multiple similar platforms to balance processing loads.
For example, the electronic device 100 may include a network port 110 connected to a network, one or more processors 120 for executing program instructions, a communication bus 130, and a storage medium 140 of different form, such as a disk, ROM, or RAM, or any combination thereof. Illustratively, the computer platform may also include program instructions stored in ROM, RAM, or other types of non-transitory storage media, or any combination thereof. The method of the present application may be implemented in accordance with these program instructions. The electronic device 100 also includes an Input/Output (I/O) interface 150 between the computer and other Input/Output devices (e.g., keyboard, display screen).
For ease of illustration, only one processor is depicted in electronic device 100. However, it should be noted that the electronic device 100 in the present application may also comprise a plurality of processors, and thus the steps performed by one processor described in the present application may also be performed by a plurality of processors in combination or individually. For example, if the processor 120 of the electronic device 100 executes step a and step B, it should be understood that step a and step B may also be executed by two different processors together or executed in one processor separately. For example, a first processor performs step a and a second processor performs step B, or the first processor and the second processor perform steps a and B together.
Referring to fig. 2, fig. 2 shows an application scenario of the signal transmission method provided in the embodiment of the present application, and the processor 120 may continuously generate the mute signal and transmit the mute signal to the power amplifier 210. The processor 120 may specifically continuously generate the digital mute signal, convert the digital mute signal into an analog mute signal, and transmit the analog mute signal to the power amplifier 210; a digital-to-analog conversion module (not shown) may also be disposed between the processor 120 and the power amplifier 210, and the processor 120 generates a digital mute signal, transmits the digital mute signal to the digital-to-analog conversion module, and transmits the digital mute signal to the power amplifier 210 after the digital-to-analog conversion module converts the digital mute signal into an analog mute signal.
When the desired signal arrives, referring collectively to fig. 2 and 10, the processor 120 may also pass the desired signal to the power amplifier 210. The power amplifier 210 amplifies an input signal and outputs the amplified signal. The power amplifier 210 may specifically output two identical signals, where one signal is transmitted to the speaker 270 and played by the speaker 270; the other path of signal is used as a reference signal and transmitted to the analog-to-digital conversion module 220, and the reference signal is converted into a digital reference signal by the analog-to-digital conversion module 220 and then transmitted to the acoustic echo cancellation module 230. The signals played by the speaker 270 are collected by the microphone 280 along with the user's voice content, converted into digital microphone channel signals by the analog-to-digital conversion module 220, and then transmitted to the acoustic echo cancellation module 230.
The acoustic echo cancellation module 230 performs echo cancellation on the digital microphone channel signal according to the digital reference signal to cancel a signal broadcast by the speaker 270 in the digital microphone channel signal, so as to leave a voice content of the user, and then the voice content of the user may be further subjected to noise cancellation by the noise suppression module 240 and then sent to the voice wake-up module 250 and the voice recognition module 260, respectively.
However, in the prior art, since the processor 120 does not continuously generate the mute signal to maintain the power amplifier 210 in the on state, the power amplifier 210 is usually turned on when the useful signal arrives, and the power amplifier 210 is turned off when the useful signal finishes outputting.
The power amplifier 210 is easy to generate impulse interference signals at the moment from turning off to turning on and at the moment from turning on to turning off, please refer to fig. 9, and fig. 9 generates two more impulse interference signals compared with fig. 10. The impulse interference signal is sent to the speaker 270 by the power amplifier 210 along with the desired signal, and the other path is sent to the analog-to-digital conversion module 220 as a reference signal.
If the impulse interference signal is generated in the speaker path and not filtered by the subsequent circuits, it will be played by the speaker 270, which will affect the user's hearing. If the impulse interference signal is generated in the speaker path and the reference path does not suppress the impulse interference signal, or the impulse interference signal is generated in the reference path and is not played by the speaker 270, but is received by the acoustic echo cancellation module 230 and used as a reference signal for echo cancellation, the signal played by the speaker 270 and collected by the microphone 280 is subjected to echo cancellation. At this time, the reference signal for canceling the echo includes an impulse interference signal, and the signal played by the speaker 270 as the echo to be canceled and collected by the microphone does not include the impulse interference signal, which may cause the acoustic echo canceling module 230 to affect not only the performance effect of the subsequent echo cancellation, but also introduce new noise, that is, introduce the impulse interference signal to affect the performance of the acoustic echo canceling module 230, which may cause the wake-up rate and the recognition rate of the intelligent voice device to decrease, thereby affecting the user experience. Therefore, the embodiment of the present application provides a signal processing method, which can reduce impulse interference signals.
Referring to fig. 3, fig. 3 is a schematic flow chart of a signal processing method according to an embodiment of the present application, which specifically includes the following steps:
step S110 continues to generate a mute signal.
The chip or the processor in the chip can continuously generate a mute signal, the mute signal can be a digital mute signal, and the mode of generating the mute signal can be that a program which can always output digital 0 is compiled in the chip; or a file is read and the information in the file is output, and all the numbers stored in the file are 0. It should be understood that the above-mentioned manner of generating the mute signal is only an example, and the manner of generating the mute signal should not be construed as a limitation to the present application.
Step S120, transmitting the mute signal to a power amplifier to keep the power amplifier in an on state, where the power amplifier is used for amplifying a useful signal.
The power amplifier receives and outputs the mute signal, and the mute signal transmitted to the loudspeaker by the power amplifier does not emit sound, so that the mute signal can keep the power amplifier in an on state under the condition of not interfering the power amplifier and transmitting a useful signal by the loudspeaker. The embodiment of the application improves the condition that the power amplifier is started when the useful signal arrives and is turned off after the transmission of the useful signal is finished, thereby greatly reducing the impulse interference signal generated at the moment of starting and turning off the power amplifier and ensuring that the intelligent voice equipment can work more stably.
It should be understood that the application of the signal transmission method provided in the embodiment of the present application is not limited to any particular smart voice device, nor is it limited to a smart voice device, and a device capable of playing a sound signal or receiving a sound signal may be taken as an application subject of the embodiment of the present application.
Referring to fig. 4, optionally, on the basis of the above embodiment, the method further includes the following steps:
step S130, when receiving the useful signal carrying information, superimposing the useful signal and the mute signal.
The arrival of the useful signal may be specifically indicated according to a preset identifier, or may also be indicated according to a digital variation of a predetermined parameter, and the manner in which the useful signal is received is not to be construed as a limitation to the present application.
The mute signal may be a digital mute signal, and step S130 specifically includes: and superposing the received digital useful signal carrying the information with the digital mute signal to obtain a digital combined signal.
If the digital mute signal is x (n), the digital useful signal is y (n), and the digital combined signal is z (n), then:
if no useful signal is received, z (n) ═ x (n);
if a useful signal is received, z (n) ═ x (n) + y (n), where n is the time domain index.
Step S140, transmitting the superimposed signal to the power amplifier.
The step may specifically be: the digital combined signal is converted to an analog combined signal and the analog combined signal is passed to the power amplifier.
Because the useful signal is superposed with the mute signal, the definition of the superposed signal is similar to that of the signal which is singly transmitted, and when the useful signal is transmitted to the power amplifier, the power amplifier is in an on state, and at the moment, impulse interference signals can not be generated due to the on or off of the power amplifier in the transmission process of the useful signal.
Referring to fig. 5, in an embodiment of the present application, the continuously generating the mute signal may include:
step S210, receiving the continuously generated mute signal through a first thread.
The mute signal may be read from the file storing 0 by the first thread, and if the mute signal is generated continuously, the first thread may read continuously.
Passing the mute signal to a power amplifier may include:
step S220, the generated mute signal is transmitted to the power amplifier through a first thread.
The first thread may pass a mute signal to the power amplifier, keeping the power amplifier always on.
Before step S220, the following steps may be further included: and if the hardware circuit is not started, calling a first interface function through a first thread so as to enable the first interface function to operate, thereby completing the enabling of the hardware circuit, wherein the hardware circuit comprises a power amplifier.
Before transmitting a mute signal to the power amplifier, the first thread determines whether the hardware circuit is configured, that is, determines whether the hardware circuit including the power amplifier is turned on. If the hardware circuit is not started, the first thread can call the first interface function, the first interface function can realize the enabling of the hardware circuit when running, so that the starting of the hardware circuit is completed, and the waste of resources caused by the fact that signals are transmitted to the hardware circuit under the condition that the hardware circuit is not started is avoided.
Referring to fig. 6, optionally, on the basis of the above embodiment, the method further includes the following steps:
step S230, when the useful signal arrives, the useful signal is transmitted to the power amplifier through the second thread.
The desired signal may be passed through the second thread and when the desired signal arrives, the desired signal may be passed through the second thread to the power amplifier.
Prior to step S230, the method may further comprise: determining, by the second thread, that the hardware circuit is turned on. In the embodiment of the present application, since the first thread usually starts to operate at the earliest time and stops operating at the latest time, the second thread usually starts to operate while the hardware circuit is on. If the hardware circuit is not turned on, the second thread may also enable the hardware circuit by calling an interface function.
In step S240, when the useful signal is completely output, the second thread is terminated.
When the useful signal transmission is completed, the second thread can stop working; and the second thread judges whether other threads except the second thread occupy the hardware circuit before stopping working. In the embodiment of the present application, since the first thread usually stops working at the latest, the first thread usually still occupies the hardware circuit when the second thread stops working. Therefore, if other threads occupy the hardware circuit, the second thread can stop working. If the second thread stops working, no other thread occupies the hardware circuit, and the second thread can release the hardware circuit. During the period that the first thread continuously transmits the mute signal, the second thread can transmit the useful signal for a plurality of times until the whole intelligent voice equipment does not work any more.
Under the condition that the second thread is not required to be changed too much, the first thread continuously transmits a mute signal to the power amplifier to maintain the working state of the power amplifier, and the generation of impulse interference signals can be avoided under the condition of less change workload.
Referring to fig. 7, optionally, on the basis of the above embodiment, the method further includes the following steps:
step S250, stopping transmitting the mute signal through the first thread.
Step S260, determining whether a thread other than the first thread occupies the hardware circuit by the first thread, if not, executing step S270.
The first thread generally stops working at the latest in the embodiment of the present application, and therefore, when the first thread stops, it may be determined whether other threads occupy the hardware circuit besides the first thread, and if no other threads occupy the hardware circuit, step S270 may be executed.
Step S270, releasing the hardware circuit through the first thread.
The first thread releases the hardware circuit so that the hardware circuit is shut down.
The first thread and the second thread may belong to the same Application (APP) or may belong to different APPs.
Fig. 8 shows a block schematic of the signal processing device, which implements functions corresponding to the steps performed by the method described above. The apparatus may be understood as a chip for executing the signal processing method, or a processor in the chip, or may be understood as a component that implements the functions of the present application under the control of the chip, separately from the chip or the processor, as shown in the figure, the signal processing apparatus 300 may include:
a silence generating module 310, configured to continuously generate a silence signal.
A mute transferring module 320, configured to transfer the mute signal to a power amplifier, so that the power amplifier keeps an on state, and the power amplifier is configured to amplify a useful signal.
On the basis of the above embodiment, the apparatus further includes:
and the signal superposition module is used for superposing the useful signal and the mute signal when receiving the useful signal carrying information.
And the superposition transmission module is used for transmitting the superposed signals to the power amplifier.
On the basis of the above embodiment, the signal superimposing module is specifically configured to superimpose the received digital useful signal carrying information and the digital mute signal to obtain a digital combined signal.
On the basis of the foregoing embodiment, the superposition transfer module is specifically configured to convert the digital combined signal into an analog combined signal, and transfer the analog combined signal to the power amplifier.
On the basis of the foregoing embodiment, the mute generation module 310 is specifically configured to receive the mute signal generated continuously through the first thread.
The mute passing module 320 is specifically configured to pass the generated mute signal to the power amplifier through a first thread.
On the basis of the above embodiment, the apparatus further includes: and the function calling module is used for calling a first interface function through the first thread if the hardware circuit is not started so as to enable the first interface function to operate and complete the enabling of the hardware circuit, wherein the hardware circuit comprises a power amplifier.
On the basis of the above embodiment, the apparatus further includes:
and the useful signal transfer module is used for transferring the useful signal to the power amplifier through the second thread when the useful signal arrives.
And the second thread stopping module is used for terminating the second thread when the useful signal is output.
On the basis of the above embodiment, the apparatus further includes: and the confirmation opening module is used for determining that the hardware circuit is opened through the second thread.
On the basis of the above embodiment, the apparatus further includes:
and the mute stopping module is used for stopping transmitting the mute signal through the first thread.
And the thread occupation judging module is used for judging whether threads except the first thread occupy the hardware circuit or not through the first thread.
A hardware circuit release module to release the hardware circuit through the first thread.
The modules may be connected or in communication with each other via a wired or wireless connection. The wired connection may include a metal cable, an optical cable, a hybrid cable, etc., or any combination thereof. The wireless connection may comprise a connection over a LAN, WAN, bluetooth, ZigBee, NFC, or the like, or any combination thereof. Two or more modules may be combined into a single module, and any one module may be divided into two or more units.
It can be clearly understood by those skilled in the art that, for convenience and brevity of description, the specific working process of the apparatus described above may refer to the corresponding process in the method embodiment, and is not described in detail in this application. In the several embodiments provided in the present application, it should be understood that the disclosed apparatus and method may be implemented in other ways. The above-described apparatus embodiments are merely illustrative, and for example, the division of the modules is merely a logical division, and there may be other divisions in actual implementation, and for example, a plurality of modules or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection of devices or modules through some communication interfaces, and may be in an electrical, mechanical or other form.
The modules described as separate parts may or may not be physically separate, and parts displayed as modules may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional units in the embodiments of the present application may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit.
The functions, if implemented in the form of software functional units and sold or used as a stand-alone product, may be stored in a non-volatile computer-readable storage medium executable by a processor. Based on such understanding, the technical solution of the present application or portions thereof that substantially contribute to the prior art may be embodied in the form of a software product stored in a storage medium and including instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the method according to the embodiments of the present application. And the aforementioned storage medium includes: various media capable of storing program codes, such as a U disk, a removable hard disk, a ROM, a RAM, a magnetic disk, or an optical disk.
On the other hand, embodiments of the present application further provide a storage medium, where a computer program is stored, and the computer program is executed by a processor to perform the steps of the signal processing method provided in the above aspect.
The above description is only for the specific embodiments of the present application, but the scope of the present application is not limited thereto, and any person skilled in the art can easily conceive of the changes or substitutions within the technical scope of the present application, and shall be covered by the scope of the present application. Therefore, the protection scope of the present application shall be subject to the protection scope of the claims.

Claims (20)

1. A signal processing method, comprising:
continuously generating a mute signal;
and transmitting the mute signal to a power amplifier to keep the power amplifier in an opening state, wherein the power amplifier is used for amplifying a useful signal.
2. The method of claim 1, further comprising:
when a useful signal carrying information is received, superposing the useful signal and the mute signal;
and transmitting the superposed signal to the power amplifier.
3. The method of claim 2, wherein the mute signal is a digital mute signal, and wherein superimposing the wanted signal with the mute signal comprises:
and superposing the received digital useful signal carrying the information with the digital mute signal to obtain a digital combined signal.
4. The method of claim 3, wherein the passing the superimposed signal to the power amplifier comprises:
the digital combined signal is converted to an analog combined signal and the analog combined signal is passed to the power amplifier.
5. The method of claim 1, wherein the continuously generating a mute signal comprises:
receiving the mute signal generated continuously by a first thread;
the passing the mute signal to a power amplifier comprises:
passing the generated mute signal to the power amplifier by a first thread.
6. The method of claim 5, wherein prior to the passing the generated mute signal to the power amplifier by the first thread, the method further comprises:
and if the hardware circuit is not started, calling a first interface function through the first thread so as to enable the first interface function to operate and complete the enabling of the hardware circuit, wherein the hardware circuit comprises a power amplifier.
7. The method of claim 5, further comprising:
passing the useful signal to the power amplifier through a second thread upon arrival of the useful signal;
terminating the second thread when the useful signal completes outputting.
8. The method of claim 7, wherein prior to passing the wanted signal to the power amplifier by the second thread, the method further comprises:
determining, by the second thread, that a hardware circuit is turned on.
9. The method of claim 6, further comprising:
stopping the transmission of a mute signal by the first thread;
judging whether threads except the first thread occupy the hardware circuit or not through the first thread;
and if not, releasing the hardware circuit through the first thread.
10. A signal processing apparatus, characterized by comprising:
a mute generation module for continuously generating a mute signal;
and the mute transmission module is used for transmitting the mute signal to a power amplifier so as to keep the power amplifier in an open state, and the power amplifier is used for amplifying a useful signal.
11. The apparatus of claim 10, wherein the apparatus further comprises:
the signal superposition module is used for superposing the useful signal and the mute signal when receiving the useful signal carrying information;
and the superposition transmission module is used for transmitting the superposed signals to the power amplifier.
12. The apparatus of claim 11, wherein the signal superposition module is further configured to superpose the received digital useful signal carrying information with a digital mute signal to obtain a digital combined signal.
13. The apparatus of claim 12, the superposition transfer module further to convert a digital combined signal to an analog combined signal and transfer the analog combined signal to the power amplifier.
14. The apparatus of claim 10, wherein the mute generation module is further for receiving, by a first thread, the mute signal being generated continuously;
the mute transmission module is further configured to transmit the generated mute signal to the power amplifier through a first thread.
15. The apparatus of claim 14, wherein the apparatus further comprises:
and the function calling module is used for calling a first interface function through the first thread if the hardware circuit is not started so as to enable the first interface function to operate and complete the enabling of the hardware circuit, wherein the hardware circuit comprises a power amplifier.
16. The apparatus of claim 14, wherein the apparatus further comprises:
the useful signal transmission module is used for transmitting the useful signal to the power amplifier through a second thread when the useful signal arrives;
and the second thread stopping module is used for terminating the second thread when the useful signal is output.
17. The apparatus of claim 16, wherein the apparatus further comprises:
and the confirmation starting module is used for determining that the hardware circuit is started through the second thread.
18. The apparatus of claim 15, wherein the apparatus further comprises:
a mute stop module for stopping transmitting a mute signal through the first thread;
the thread occupation judging module is used for judging whether threads except the first thread occupy the hardware circuit or not through the first thread;
a hardware circuit release module to release the hardware circuit through the first thread.
19. An electronic device, comprising: a processor, a storage medium, and a bus; the storage medium stores machine-readable instructions executable by the processor, the processor and the storage medium communicate via a bus when the electronic device is operated, and the processor executes the machine-readable instructions to perform the signal processing method according to any one of claims 1 to 9 when executed.
20. A storage medium, characterized in that the storage medium has stored thereon a computer program which, when being executed by a processor, performs a signal processing method according to any one of claims 1 to 9.
CN201811475695.3A 2018-12-04 2018-12-04 Signal processing method, signal processing device, electronic equipment and storage medium Pending CN110769353A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811475695.3A CN110769353A (en) 2018-12-04 2018-12-04 Signal processing method, signal processing device, electronic equipment and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811475695.3A CN110769353A (en) 2018-12-04 2018-12-04 Signal processing method, signal processing device, electronic equipment and storage medium

Publications (1)

Publication Number Publication Date
CN110769353A true CN110769353A (en) 2020-02-07

Family

ID=69328913

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811475695.3A Pending CN110769353A (en) 2018-12-04 2018-12-04 Signal processing method, signal processing device, electronic equipment and storage medium

Country Status (1)

Country Link
CN (1) CN110769353A (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007087812A1 (en) * 2006-02-03 2007-08-09 Remedan Aps Audio amplifier with speaker protection against transients
US20100158278A1 (en) * 2008-12-19 2010-06-24 Christian Larsen Power Management Controller for Drivers
CN102768558A (en) * 2011-05-05 2012-11-07 鸿富锦精密工业(深圳)有限公司 All-in-one computer having function of muting loudspeaker
CN106101923A (en) * 2016-05-27 2016-11-09 努比亚技术有限公司 A kind of audio data processing method and equipment
CN206807739U (en) * 2017-05-31 2017-12-26 四川长虹电器股份有限公司 Mute control circuit for power failure
CN207184795U (en) * 2017-10-09 2018-04-03 Tcl通力电子(惠州)有限公司 Mute circuit and audio frequency apparatus
CN107889030A (en) * 2017-11-20 2018-04-06 深圳市沃特沃德股份有限公司 The method and apparatus for controlling power amplifier

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007087812A1 (en) * 2006-02-03 2007-08-09 Remedan Aps Audio amplifier with speaker protection against transients
US20100158278A1 (en) * 2008-12-19 2010-06-24 Christian Larsen Power Management Controller for Drivers
CN102768558A (en) * 2011-05-05 2012-11-07 鸿富锦精密工业(深圳)有限公司 All-in-one computer having function of muting loudspeaker
CN106101923A (en) * 2016-05-27 2016-11-09 努比亚技术有限公司 A kind of audio data processing method and equipment
CN206807739U (en) * 2017-05-31 2017-12-26 四川长虹电器股份有限公司 Mute control circuit for power failure
CN207184795U (en) * 2017-10-09 2018-04-03 Tcl通力电子(惠州)有限公司 Mute circuit and audio frequency apparatus
CN107889030A (en) * 2017-11-20 2018-04-06 深圳市沃特沃德股份有限公司 The method and apparatus for controlling power amplifier

Similar Documents

Publication Publication Date Title
US20200236463A1 (en) Headphone device, terminal device, information transmitting method, program, and headphone system
US9479883B2 (en) Audio signal processing apparatus, audio signal processing method, and program
US8842851B2 (en) Audio source localization system and method
CN111951819A (en) Echo cancellation method, device and storage medium
CN110709931B (en) System and method for audio pattern recognition
CN102099852A (en) Noise cancellation system
EP3920516B1 (en) Voice call method and apparatus, electronic device, and computer-readable storage medium
CN109360562A (en) Echo cancel method, device, medium and voice awakening method and equipment
JP4765117B2 (en) Echo prevention circuit, filter coefficient setting method, and program
EP3441968B1 (en) Measuring and compensating for jitter on systems running latency-sensitive audio signal processing
US11749293B2 (en) Audio signal processing device
US20140349638A1 (en) Signal processing control in an audio device
CN113228710B (en) Sound source separation in a hearing device and related methods
CN106297816B (en) Echo cancellation nonlinear processing method and device and electronic equipment
CN111081233A (en) Audio processing method and electronic equipment
EP3952329A1 (en) Audio output device, audio output method, and audio output program
CN110769353A (en) Signal processing method, signal processing device, electronic equipment and storage medium
JP2007241157A (en) Sound input device having noise reduction function and sound input method
CN105227725A (en) Realize method and the terminal of call de-noising
CN111083250A (en) Mobile terminal and noise reduction method thereof
JP4696776B2 (en) Audio processing device and microphone device
US20200105289A1 (en) Sound signal processing device, sound signal processing method and sound signal processing program
US11600288B2 (en) Sound signal processing device
JP6166573B2 (en) Howling suppressor and related technology
US20200395032A1 (en) Method for eliminating sound and electronic device performing the same

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20200207