CN110708513A - 8K video multi-core heterogeneous processing device - Google Patents
8K video multi-core heterogeneous processing device Download PDFInfo
- Publication number
- CN110708513A CN110708513A CN201910993073.8A CN201910993073A CN110708513A CN 110708513 A CN110708513 A CN 110708513A CN 201910993073 A CN201910993073 A CN 201910993073A CN 110708513 A CN110708513 A CN 110708513A
- Authority
- CN
- China
- Prior art keywords
- video
- image
- fpga
- core
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/18—Closed-circuit television [CCTV] systems, i.e. systems in which the video signal is not broadcast
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/765—Interface circuits between an apparatus for recording and another apparatus
Abstract
The utility model provides an 8K video multicore isomerism processing apparatus, relate to super high definition resolution ratio video imaging and processing technology field, solve current high resolution ratio monitoring imaging equipment, can't realize 8K resolution ratio imaging in same equipment, accomplish the discernment and the tracking scheduling problem of real-time moving object, including super high resolution ratio CMOS image sensor, multicore DSP treater, FPGA and multicore ARM compression video processor, adopt FPGA to carry out the high-speed image data of CMOS image sensor output and cache, carry out the cutting out and the preliminary treatment of image according to the needs of different treater processing functions, distribute the image real-time to different processors and carry out real-time processing. And the multi-core DSP processor acquires the image of the region of interest, performs image target identification and tracking processing, and performs automatic dimming control on the image sensor according to the target region. The multi-core ARM processor completes the functions of color image restoration, automatic white balance adjustment, real-time 8k video compression, HDMI video display, gigabit network port output of compression coding and the like.
Description
Technical Field
The invention relates to the technical field of ultrahigh-definition resolution video imaging and processing, in particular to the field of ultrahigh-definition large-range scene monitoring imaging, and relates to the technologies of target dynamic processing and 8K video image compression display.
Background
With the development of 5G network technology and ultra-high definition display technology, the ultra-high resolution imaging system is greatly promoted. From digital televisions to high-definition, full-high-definition and ultra-high-definition 4K, and to today's 8K, display pixels are more and more dense, pictures are more and more clear, requirements on imaging systems are more and more high, the requirements of the 2020 Tokyo Olympic Games and the 2022 Beijing Olympic Games are announced, and 8K direct broadcasting is adopted. In the development of the ultra high definition video industry in China, the national broadcast television general administration indicates that the development of the ultra high definition video industry in China is accelerated and promoted again.
The 8K is not only high resolution, but also includes wide color gamut, high data transmission bandwidth, high performance image processing and compression. The acquisition of the content of the ultra-high definition images is a short board of the whole industry of the current 8k videos, the development of the technology plays a crucial role, and higher requirements are put forward on an imaging device and image processing, compression and transmission.
Sony published 2018 that a UHC-8300 8K camera system equipped with three 1.25 inch 8K imagers will be displayed for the first time domestically on a sony BIRTV2018 stand. UHC-8300 opens the door to the 8K world, and its outstanding flexibility will bring 8K, 4K photography and other powerful functions to the user.
At an 8K resolution of 7680x4320(8K UHD,4320p), the total number of pixels reaches 33 Mpix. The requirement of monitoring and acquiring video information in many important scenes puts higher requirements on ultrahigh resolution. The intelligent monitoring equipment has gradually become a facility commonly applied in all social layers, and the related range is wide, including national defense safety, ecological safety, important facility site safety, social order safety, public residence and daily life safety and the like. Therefore, intelligent monitoring products are rapidly developed in more and more fields. In the field of wide-area high-definition monitoring application, a wide-field wide-angle lens is matched, and the 8k imaging processing system can meet the requirements of an ultra-high-definition monitoring scene on a wider monitoring range, clearer image details, stronger image processing capability and faster transmission rate.
Most of the existing high-resolution wide-area monitoring imaging devices are based on coding compression and video recording of 4K resolution images, and can not realize the identification and tracking of real-time moving targets and the long-distance transmission of 8K videos after real-time coding compression processing while 8K resolution imaging in the same device is realized.
Disclosure of Invention
The invention provides an 8K video multi-core heterogeneous processing device, which aims to solve the problems that the existing high-resolution monitoring imaging equipment cannot realize the identification and tracking of real-time moving targets while 8K resolution imaging in the same equipment is realized.
An 8K video multi-core heterogeneous processing device comprises an ultrahigh-resolution CMOS image sensor, a multi-core DSP processor, an FPGA and a multi-core ARM compressed video processor; the method is characterized in that:
the FPGA acquires data and imaging drive control of the CMOS image sensor with ultrahigh resolution, caches the acquired original image data, and cuts and preprocesses the image according to the requirements of different video processors;
the multi-core DSP processor sends a target position to the FPGA, the FPGA is used for windowing an interested target and then sending an image to the multi-core DSP processor, and the multi-core DSP processor identifies and tracks the target according to the interested target area and can simultaneously perform real-time dimming processing on the target area;
the multi-core DSP processor receives the sending of the system control parameters and the state information of the upper computer through a serial port and a network port;
the FPGA sends 8K videos and 2K interesting region images of a central region of a field of view to a multi-core ARM compressed video processor in real time to perform compressed encoding output and storage recording of the images;
the multi-core ARM compressed video processor is used for color image restoration, automatic white balance adjustment, real-time 8K video compression and HDMI video display, and is output through a gigabit network port after being compressed and coded.
The invention has the beneficial effects that: the invention adopts an image sensor with ultrahigh resolution, can carry out ultrahigh-definition imaging of 8K @30fps, segments and extracts a high-definition image from a dynamic target position interested in a visual field, and transmits the compressed image in a long distance by using a standard gigabit Ethernet through an 8K video compression technology. Through a high-speed CXP interface, original ultra-high-definition image data can be transmitted to a close-range acquisition processing storage system.
Drawings
Fig. 1 is a system block diagram of an 8K video multi-core heterogeneous processing apparatus according to the present invention;
fig. 2 is an internal functional block diagram of an FPGA in the 8K video multi-core heterogeneous processing device according to the present invention.
Detailed Description
In a first specific embodiment, the present embodiment is described with reference to fig. 1 and fig. 2, and an 8K video multi-core heterogeneous processing apparatus, which uses an ultra-high resolution CMOS image sensor (GMAX3265 resolution reaches 9344 × 7000 pixels), can meet the 8K video imaging requirement of 7680x4320@30 fps. The method comprises the steps of carrying out imaging control on an original ultrahigh-resolution CMOS image sensor, and simultaneously adopting a multi-core heterogeneous processor architecture to carry out processing on an ultrahigh-resolution image and outputting an original image. Meanwhile, a high-performance FPGA, a multi-core DSP and a multi-core ARM processor architecture are adopted to process the 8k video.
High-speed image data output by the CMOS image sensor is cached by adopting a high-performance FPGA, image cutting and preprocessing are carried out according to the requirements of processing functions of different processors, and the images are distributed to different processors in real time for real-time processing.
The multi-core DSP processor mainly acquires images of the interested areas, performs image target recognition and tracking processing, and can perform automatic dimming control on the image sensor according to the target areas.
The multi-core ARM processor is mainly used for completing the functions of color image restoration, automatic white balance adjustment, real-time 8k video compression, HDMI video display, compressed coding gigabit network port output and the like.
Simultaneously with the 8k image compression, the image compression coding of the region of interest (1920 x 1080) is also completed. The compressed image can be stored and recorded by a USB3.0 interface, a SATA interface and a system EMMC FLASH. Meanwhile, the display output of the HDMI interface can be performed.
The processing device described in this embodiment can output the original image data output by the image sensor through the GTY interface of the FPGA, and convert the original image data into a standard CXP high-speed interface, an optical fiber interface, or a minSAS interface through the high-speed image expansion interface board to output and record the original image data.
In this embodiment, the 8K video image sensor is a GMAX3265 CMOS image sensor, the pixel size is 3.2um, the full-frame effective photosensitive area is 9344(H) x 7000(V), the global electronic shutter, 56 channels of sub-LVDS data output, 10 bits of grayscale output, and imaging at 30fps or more can be achieved.
The multi-core DSP processor adopts a multi-core fixed point/floating point dual-core TMS320C6657 based on TI KeyStone C66x, and has multiply-accumulate capability four times that of a C64x + device under the same frequency; the main frequency is 1.0/1.25GHz, the computing capacity of each core can reach 40GMACS and 20GFLOPS, the system comprises 2 Viterbi coprocessors and 1 Turbo coprocessing decoder, each core comprises 32KByte L1P, 32KByte L1D, 1MByte L2, 1MByte multi-core shared memory and 8192 multipurpose hardware queues, and DMA transmission is supported; the system supports various high-speed interfaces such as SRIO, EMIF16 and gigabit network ports, and supports low-speed interfaces such as SPI, UART and boot;
hi3559A provides efficient and rich computing resources for high-performance multi-core AMR compressed video processors (compressed image gigabit network interface and HDMI display interface), supporting different video processing applications.
The Hi3559AV100 integrates a dual-core A73 and a dual-core A53, a large and small core architecture and a dual operating system, so that power consumption and starting time are balanced. The digital video recording of 8K30/4K120 broadcast-grade image quality is provided, 8K video and 2K video input is supported, H.265 coding output or video-grade RAW data output is supported, high-performance ISP processing is integrated, and meanwhile, an advanced low-power-consumption process and a low-power-consumption architecture design are adopted. 8KP30(7680x4320) +1080P30H.265 coding can be completed simultaneously. The HDMI2.0 is supported, and the output of 4K @60fps is supported at most.
The FPGA is used as a data master control processor, and Xilinx series Kintex UltraScale + FPGA with the model of XC7KU11PFFVE1517-2-I is selected.
The FPGA is a core control device for imaging control and data exchange, and the maximum imaging resolution of the image sensor of the external expansion interface is as follows: 9344 7000@30fps color bayer format 10 bit.
The 8K compression shows maximum resolution: 7680x4320@30fps (storable after compression);
2K compression shows maximum resolution: 1920x1080@30fps (storable after compression);
DSP interested area resolution: 1920x1080@30fps (target recognition and tracking, dimming and other processing);
gigabit net 1(Hi 3559A): and (5) compressed image transmission.
Gigabit network 2(DSP 6657): and transmitting a full-frame original image, and performing system control and state feedback.
A display interface: HDMI 4K @60 fps.
Controlling the serial port and the GPIO interface: and finishing the system imaging parameter setting and imaging synchronous control.
In the embodiment, 4 DDR4 particles with 16bit width are adopted by the system to form a DDR4 bus with 64bit bus bit width, the bus data rate is designed to be 2400Mbps, and the requirement of high-bandwidth image data caching of the system can be met.
The image sensor interface is designed by adopting a 56-bit sub-LVDS bus, and the transmission data rate is designed to be 1.08 Gbps.
And the image data and the DSP system adopt mature Rapid IO serial buses alternately, so that the high-resolution windowing image transmission can be met.
The FPGA and the multi-core ARM compressed video processor Hi3559A adopt 16 paths of sub-LVDS buses with the transmission rate of 1Gbps, and the transmission requirement of 8K videos is met.
Kintex US + FPGA is mainly responsible for collecting, caching and sending a large amount of high-speed image data, and is responsible for power-on mode control, system reset control, EMIF bus data collection and control, and interconnection and control of UART, I2C, SPI, GPIO and other low-speed buses of the DSP and the AMR processor. And the control of peripheral devices such as FRAM, RTC, clock chip, temperature sensor and the like is carried out.
In this embodiment, the FMC320 interface is a dedicated high-speed interconnect interface with the multi-core ARM compressed video processor Hi 3559A. The QSH-180 interface is a dedicated interface for interconnecting 3265 image sensors.
The universal interface of the device comprises a gigabit network, a USB3.0 and a SATA interface. The low-speed serial port and GPI interface which are expanded externally mainly support the expansion of RS232 interface, 422 interface and TTL GPIO interface; and the high-speed interface for external expansion adopts QSH-40D differential connectors, and high-speed buses such as CXP 4x, miniSAS, QSFP28 and the like can be externally expanded.
In the embodiment, the FPGA mainly finishes the acquisition and imaging drive control of the ultrahigh-resolution CMOS image data, the acquired original image data is quickly cached in a high-capacity DDR4 image cache extended from the FPGA in real time, the data format conversion is carried out by adopting a multi-stage FIFO, the image is cut and preprocessed according to the requirements of different video processors, the DSP sends a target bit, the FPGA is responsible for windowing the interested target and then sending the image to the DSP, the DSP carries out the identification and tracking processing of the target according to the target area, and meanwhile, the real-time dimming processing of the target area can be carried out. The DSP can receive the sending of system control parameters and state information through a serial port and a network port. The FPGA sends the 8K video of the central area of the field of view and the 2K region of interest image to Hi3559A in real time for compression coding output and storage recording of the image. And simultaneously, the FPGA sends the original image data to the high-speed video expansion interface through the GTY high-speed differential serial interface, and the original image data is converted into CXP, miniSAS or optical fiber interface to output the high-speed original video.
The present embodiment is described with reference to fig. 2, and fig. 2 is a main functional block diagram of an FPGA internal data flow.
The 3265Sub-lvds data acquisition module finishes the acquisition of the ultra-high resolution CMOS image data and the generation of a test image. The 3265 imaging drive control module receives imaging control parameters processed by the control serial port and the DSP and then controls working parameters of the 3265 image sensor to complete control of imaging functions such as exposure time, gain, frame frequency and the like.
The SENSOR image data is written into the raw image data of the 3265 image SENSOR acquired by the FIFO and is quickly cached in a high-capacity DDR4 image buffer expanded by the FPGA in real time.
And the DDR4MGT controller completes the switching control of writing and reading DDR4 buses of different data sources.
The DSP system parameter configuration and function control module is in charge of communicating with the DSP6657 through an EMIF bus in a DSP6657 interface, receives configuration parameters of the FPGA and position results processed by the DSP target, and controls various imaging functions.
The FPGA receives the target position sent by the DSP, and the image after windowing the interested target is sent to the DSP through the DSP-rapidIO interface. Image data of a windowing 1920x1080 is converted into YUV image data through a Bayer image data reading FIFO of the BT1120 according to a target position transmitted by the DSP, and then the YUV format color image data is transmitted to Hi3559A through an FMC-BT1120 transmission controller.
The original Bayer image data in the DDR4 buffer is read out through the LVDS image data read-out FIFO, and the original 8K image data is sent to the Hi3559A through the FMC-LVDS sending control module.
And sending the original image data to a high-speed video expansion interface through a GTY high-speed differential serial interface by virtue of the high-speed image data read FIFO, and converting the original image data into CXP, miniSAS or optical fiber interface to output the high-speed original video.
Claims (3)
1. An 8K video multi-core heterogeneous processing device comprises an ultrahigh-resolution CMOS image sensor, a multi-core DSP processor, an FPGA and a multi-core ARM compressed video processor; the method is characterized in that:
the FPGA acquires data and imaging drive control of the CMOS image sensor with ultrahigh resolution, caches the acquired original image data, and cuts and preprocesses the image according to the requirements of different video processors;
the multi-core DSP processor sends a target position to the FPGA, the FPGA is used for windowing an interested target and then sending an image to the multi-core DSP processor, and the multi-core DSP processor identifies and tracks the target according to the interested target area and can simultaneously perform real-time dimming processing on the target area;
the multi-core DSP processor receives the sending of the system control parameters and the state information of the upper computer through a serial port and a network port;
the FPGA sends 8K videos and 2K interesting region images in a central region of a field of view to a multi-core ARM compressed video processor in real time to perform compressed encoding output and storage recording of the images;
the multi-core ARM compressed video processor is used for color image restoration, automatic white balance adjustment, real-time 8K video compression and HDMI video display, and is output through a gigabit network port after being compressed and coded.
2. The apparatus according to claim 1, wherein the apparatus further comprises: and the original image data output by the CMOS image sensor with ultrahigh resolution is output through a GTY high-speed differential serial interface of the FPGA, and is converted into a standard CXP high-speed interface, an optical fiber interface or a minSAS interface through a high-speed image video expansion interface board to output the original image data.
3. The apparatus according to claim 1, wherein the apparatus further comprises: the system also comprises a DDR4 image buffer, the FPGA finishes the acquisition of the ultra-high resolution CMOS image data and imaging drive control, the acquired original image data is buffered in the high-capacity DDR4 image buffer expanded outside the FPGA in real time, the data format conversion is carried out by adopting a multi-stage FIFO, and then the image is cut and preprocessed according to the requirement of a multi-core ARM compression video processor or a multi-core DSP processor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910993073.8A CN110708513B (en) | 2019-10-18 | 2019-10-18 | 8K video multi-core heterogeneous processing device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910993073.8A CN110708513B (en) | 2019-10-18 | 2019-10-18 | 8K video multi-core heterogeneous processing device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110708513A true CN110708513A (en) | 2020-01-17 |
| CN110708513B CN110708513B (en) | 2021-06-01 |
Family
ID=69201628
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910993073.8A Active CN110708513B (en) | 2019-10-18 | 2019-10-18 | 8K video multi-core heterogeneous processing device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110708513B (en) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111314663A (en) * | 2020-02-28 | 2020-06-19 | 青岛海信智慧家居系统股份有限公司 | Intelligent virtual window system based on 5G |
| CN111818311A (en) * | 2020-08-25 | 2020-10-23 | 北京中联合超高清协同技术中心有限公司 | Ultra-high-definition video monitor with variable vision field |
| CN111818312A (en) * | 2020-08-25 | 2020-10-23 | 北京中联合超高清协同技术中心有限公司 | Ultra-high-definition video monitoring conversion device and system with variable vision field |
| CN112104866A (en) * | 2020-08-05 | 2020-12-18 | 成都卓元科技有限公司 | 8K video transmission mode |
| CN112184537A (en) * | 2020-09-30 | 2021-01-05 | 王汉 | Heterogeneous computing architecture camera system and image processing method |
| CN112256627A (en) * | 2020-10-21 | 2021-01-22 | 四川望望科技有限公司 | High-definition high-frame-frequency real-time image processing platform and method for photoelectric tracking system |
| CN112565889A (en) * | 2020-12-01 | 2021-03-26 | 威创集团股份有限公司 | 4K high definition receiving box and video output system thereof |
| CN113656364A (en) * | 2021-08-05 | 2021-11-16 | 福瑞泰克智能系统有限公司 | Sensor data processing method, device and computer readable storage medium |
| CN114401418A (en) * | 2021-12-30 | 2022-04-26 | 北京北广科技股份有限公司 | Embedded audio and video server based on multiple ARM chip architectures |
| CN115474090A (en) * | 2022-08-31 | 2022-12-13 | 北京理工大学 | Heterogeneous embedded real-time processing architecture supporting video target detection and tracking and application thereof |
| CN116996637A (en) * | 2023-07-06 | 2023-11-03 | 华光影像科技合肥有限公司 | 8K video shooting and recording system and 8K video shooting and recording all-in-one machine |
Citations (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20120092040A1 (en) * | 2007-04-19 | 2012-04-19 | Microsoft Corporation | Field-Programmable Gate Array Based Accelerator System |
| CN102438118A (en) * | 2011-11-30 | 2012-05-02 | 哈尔滨工业大学 | High-speed vision capture apparatus of moving object characteristic |
| CN103198445A (en) * | 2013-02-21 | 2013-07-10 | 南京理工大学 | Processing device and processing method for high-speed infrared target detection and tracking images |
| CN103873779A (en) * | 2014-04-11 | 2014-06-18 | 厦门麦克玛视电子信息技术有限公司 | Method for controlling intelligent camera for parking lot |
| CN103957374A (en) * | 2014-04-30 | 2014-07-30 | 南京欧帝科技股份有限公司 | 8K ultrahigh-definition display system based on DP interface |
| CN205356397U (en) * | 2015-12-17 | 2016-06-29 | 康佳集团股份有限公司 | Instant video player of 8K and broadcast system thereof |
| CN106341639A (en) * | 2016-08-30 | 2017-01-18 | 德为显示科技股份有限公司 | FPGA based multi-channel video signal LVDS serialization device and method |
| US20170046221A1 (en) * | 2015-08-11 | 2017-02-16 | HGST Netherlands B.V. | Storing parity data separate from protected data |
| CN106547237A (en) * | 2016-10-24 | 2017-03-29 | 华中光电技术研究所（中国船舶重工集团公司第七七研究所） | A kind of navigation calculation device based on heterogeneous polynuclear framework |
| CN106998445A (en) * | 2017-03-28 | 2017-08-01 | 深圳市科美集成电路有限公司 | Haze penetrates camera circuit and system |
| CN206620225U (en) * | 2017-03-28 | 2017-11-07 | 深圳市科美集成电路有限公司 | Haze penetrates camera circuit and system |
| CN107483867A (en) * | 2017-08-22 | 2017-12-15 | 广州波视信息科技股份有限公司 | A kind of TICO format 4s K/8K decoders and its implementation |
| CN107544819A (en) * | 2016-06-29 | 2018-01-05 | 中兴通讯股份有限公司 | It is a kind of for the service implementation method of programming device, device and communication terminal |
| CN108549330A (en) * | 2018-05-10 | 2018-09-18 | 湖南工学院 | A kind of multi-shaft interlocked built-in digital control system and its development approach |
| CN109459500A (en) * | 2018-10-31 | 2019-03-12 | 西北工业大学深圳研究院 | The online high speed acquisition processing system of acoustic emission signal |
| US20190146896A1 (en) * | 2017-11-15 | 2019-05-16 | General Electric Company | Virtual processor enabling real-time in situ disassembly and debugging in soc environment |
| CN109949203A (en) * | 2019-03-19 | 2019-06-28 | 广东紫旭科技有限公司 | A kind of isomery CPU multichannel 4K ultra high-definition video process apparatus and control method |
| CN110113658A (en) * | 2019-04-04 | 2019-08-09 | 武汉精立电子技术有限公司 | A kind of ultrahigh resolution video broadcasting method and system |
| CN110166720A (en) * | 2018-02-14 | 2019-08-23 | 瑞昱半导体股份有限公司 | Processing system for video and processing chip |
| CN110232029A (en) * | 2019-06-19 | 2019-09-13 | 成都博宇利华科技有限公司 | The implementation method of DDR4 packet caching in a kind of FPGA based on index |
-
2019
- 2019-10-18 CN CN201910993073.8A patent/CN110708513B/en active Active
Patent Citations (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20120092040A1 (en) * | 2007-04-19 | 2012-04-19 | Microsoft Corporation | Field-Programmable Gate Array Based Accelerator System |
| CN102438118A (en) * | 2011-11-30 | 2012-05-02 | 哈尔滨工业大学 | High-speed vision capture apparatus of moving object characteristic |
| CN103198445A (en) * | 2013-02-21 | 2013-07-10 | 南京理工大学 | Processing device and processing method for high-speed infrared target detection and tracking images |
| CN103873779A (en) * | 2014-04-11 | 2014-06-18 | 厦门麦克玛视电子信息技术有限公司 | Method for controlling intelligent camera for parking lot |
| CN103957374A (en) * | 2014-04-30 | 2014-07-30 | 南京欧帝科技股份有限公司 | 8K ultrahigh-definition display system based on DP interface |
| US20170046221A1 (en) * | 2015-08-11 | 2017-02-16 | HGST Netherlands B.V. | Storing parity data separate from protected data |
| CN205356397U (en) * | 2015-12-17 | 2016-06-29 | 康佳集团股份有限公司 | Instant video player of 8K and broadcast system thereof |
| CN107544819A (en) * | 2016-06-29 | 2018-01-05 | 中兴通讯股份有限公司 | It is a kind of for the service implementation method of programming device, device and communication terminal |
| CN106341639A (en) * | 2016-08-30 | 2017-01-18 | 德为显示科技股份有限公司 | FPGA based multi-channel video signal LVDS serialization device and method |
| CN106547237A (en) * | 2016-10-24 | 2017-03-29 | 华中光电技术研究所（中国船舶重工集团公司第七七研究所） | A kind of navigation calculation device based on heterogeneous polynuclear framework |
| CN206620225U (en) * | 2017-03-28 | 2017-11-07 | 深圳市科美集成电路有限公司 | Haze penetrates camera circuit and system |
| CN106998445A (en) * | 2017-03-28 | 2017-08-01 | 深圳市科美集成电路有限公司 | Haze penetrates camera circuit and system |
| CN107483867A (en) * | 2017-08-22 | 2017-12-15 | 广州波视信息科技股份有限公司 | A kind of TICO format 4s K/8K decoders and its implementation |
| US20190146896A1 (en) * | 2017-11-15 | 2019-05-16 | General Electric Company | Virtual processor enabling real-time in situ disassembly and debugging in soc environment |
| CN110166720A (en) * | 2018-02-14 | 2019-08-23 | 瑞昱半导体股份有限公司 | Processing system for video and processing chip |
| CN108549330A (en) * | 2018-05-10 | 2018-09-18 | 湖南工学院 | A kind of multi-shaft interlocked built-in digital control system and its development approach |
| CN109459500A (en) * | 2018-10-31 | 2019-03-12 | 西北工业大学深圳研究院 | The online high speed acquisition processing system of acoustic emission signal |
| CN109949203A (en) * | 2019-03-19 | 2019-06-28 | 广东紫旭科技有限公司 | A kind of isomery CPU multichannel 4K ultra high-definition video process apparatus and control method |
| CN110113658A (en) * | 2019-04-04 | 2019-08-09 | 武汉精立电子技术有限公司 | A kind of ultrahigh resolution video broadcasting method and system |
| CN110232029A (en) * | 2019-06-19 | 2019-09-13 | 成都博宇利华科技有限公司 | The implementation method of DDR4 packet caching in a kind of FPGA based on index |
Non-Patent Citations (1)
| Title |
|---|
| 郭昕: "基于FPGA的多路超高清视频实时处理系统设计", 《中国优秀硕士学位论文全文数据库》 * |
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111314663A (en) * | 2020-02-28 | 2020-06-19 | 青岛海信智慧家居系统股份有限公司 | Intelligent virtual window system based on 5G |
| CN112104866A (en) * | 2020-08-05 | 2020-12-18 | 成都卓元科技有限公司 | 8K video transmission mode |
| CN111818311B (en) * | 2020-08-25 | 2021-06-04 | 北京中联合超高清协同技术中心有限公司 | Ultra-high-definition video monitor with variable vision field |
| CN111818311A (en) * | 2020-08-25 | 2020-10-23 | 北京中联合超高清协同技术中心有限公司 | Ultra-high-definition video monitor with variable vision field |
| CN111818312A (en) * | 2020-08-25 | 2020-10-23 | 北京中联合超高清协同技术中心有限公司 | Ultra-high-definition video monitoring conversion device and system with variable vision field |
| CN111818312B (en) * | 2020-08-25 | 2021-06-04 | 北京中联合超高清协同技术中心有限公司 | Ultra-high-definition video monitoring conversion device and system with variable vision field |
| CN112184537A (en) * | 2020-09-30 | 2021-01-05 | 王汉 | Heterogeneous computing architecture camera system and image processing method |
| CN112256627A (en) * | 2020-10-21 | 2021-01-22 | 四川望望科技有限公司 | High-definition high-frame-frequency real-time image processing platform and method for photoelectric tracking system |
| CN112565889A (en) * | 2020-12-01 | 2021-03-26 | 威创集团股份有限公司 | 4K high definition receiving box and video output system thereof |
| CN113656364A (en) * | 2021-08-05 | 2021-11-16 | 福瑞泰克智能系统有限公司 | Sensor data processing method, device and computer readable storage medium |
| CN113656364B (en) * | 2021-08-05 | 2024-02-20 | 福瑞泰克智能系统有限公司 | Sensor data processing method, device and computer readable storage medium |
| CN114401418A (en) * | 2021-12-30 | 2022-04-26 | 北京北广科技股份有限公司 | Embedded audio and video server based on multiple ARM chip architectures |
| CN114401418B (en) * | 2021-12-30 | 2023-09-12 | 北京北广科技股份有限公司 | Embedded audio and video server based on multiple ARM chip architectures |
| CN115474090A (en) * | 2022-08-31 | 2022-12-13 | 北京理工大学 | Heterogeneous embedded real-time processing architecture supporting video target detection and tracking and application thereof |
| CN116996637A (en) * | 2023-07-06 | 2023-11-03 | 华光影像科技合肥有限公司 | 8K video shooting and recording system and 8K video shooting and recording all-in-one machine |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110708513B (en) | 2021-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110708513B (en) | 8K video multi-core heterogeneous processing device | |
| EP2153641B1 (en) | Digital cinema camera system for recording, editing and visualizing images | |
| CN108848354B (en) | VR content camera system and working method thereof | |
| CN207218845U (en) | Look around camera device | |
| CN105744137A (en) | System for real-time correction and splicing of image formed by fish-eye lens through using hardware circuit | |
| CN102014277B (en) | Video monitoring system, video monitoring method and spherical camera | |
| CN202617287U (en) | 3D camera | |
| CN105516624A (en) | Multi-core digital signal processor (DSP) based multi-channel image acquisition processing system | |
| CN105120193A (en) | Equipment of recording panoramic video and method thereof | |
| CN105187753A (en) | System for recording panoramic video | |
| CN109640051B (en) | Distributed splicing monitoring system for large scene | |
| CN110620885B (en) | Infrared low-light-level image fusion system and method and electronic equipment | |
| CN205647708U (en) | System for use hardware circuit to correct and concatenation image that fisheye lens becomes is real -time | |
| CN110012201B (en) | USB3.0 ultra-high-speed camera based on fully programmable SOC and working method thereof | |
| CN101437157B (en) | Multipath CDMA video transmission system for monitoring railway field video | |
| CN105828082A (en) | Video image rapid compression system and method | |
| CN205584318U (en) | USB high definition meeting camera | |
| CN101227598B (en) | High-resolution video monitoring system | |
| CN201185457Y (en) | System for monitoring high-resolution video | |
| CN115967784A (en) | Image transmission processing system and method based on MIPI CSI-PHY protocol | |
| CN202110329U (en) | Digital microscope | |
| CN107066987B (en) | Method for directly transmitting camera data to GPU for processing | |
| CN216625908U (en) | Video storage device and endoscope equipment | |
| CN105120194A (en) | Method of recording panoramic video and apparatus thereof | |
| CN211580037U (en) | Dedicated high definition and general clear surveillance camera who works simultaneously |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |