CN110677793A - 麦克风封装结构 - Google Patents
麦克风封装结构 Download PDFInfo
- Publication number
- CN110677793A CN110677793A CN201910796515.XA CN201910796515A CN110677793A CN 110677793 A CN110677793 A CN 110677793A CN 201910796515 A CN201910796515 A CN 201910796515A CN 110677793 A CN110677793 A CN 110677793A
- Authority
- CN
- China
- Prior art keywords
- integrated circuit
- package structure
- microphone
- substrate
- component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R19/00—Electrostatic transducers
- H04R19/04—Microphones
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
- B81B7/008—MEMS characterised by an electronic circuit specially adapted for controlling or driving the same
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01L—MEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
- G01L5/00—Apparatus for, or methods of, measuring force, work, mechanical power, or torque, specially adapted for specific purposes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R19/00—Electrostatic transducers
- H04R19/005—Electrostatic transducers using semiconductor materials
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R31/00—Apparatus or processes specially adapted for the manufacture of transducers or diaphragms therefor
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2201/00—Specific applications of microelectromechanical systems
- B81B2201/02—Sensors
- B81B2201/0257—Microphones or microspeakers
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2207/00—Microstructural systems or auxiliary parts thereof
- B81B2207/07—Interconnects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48265—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73227—Wire and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73259—Bump and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92162—Sequential connecting processes the first connecting process involving a wire connector
- H01L2224/92164—Sequential connecting processes the first connecting process involving a wire connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92222—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92224—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R1/00—Details of transducers, loudspeakers or microphones
- H04R1/02—Casings; Cabinets ; Supports therefor; Mountings therein
- H04R1/04—Structural association of microphone with electric circuitry therefor
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R1/00—Details of transducers, loudspeakers or microphones
- H04R1/06—Arranging circuit leads; Relieving strain on circuit leads
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R2201/00—Details of transducers, loudspeakers or microphones covered by H04R1/00 but not provided for in any of its subgroups
- H04R2201/003—Mems transducers or their use
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Acoustics & Sound (AREA)
- Signal Processing (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Electrostatic, Electromagnetic, Magneto- Strictive, And Variable-Resistance Transducers (AREA)
- Micromachines (AREA)
- Details Of Audible-Bandwidth Transducers (AREA)
Abstract
本发明涉及一种麦克风封装结构包含一基板、一金属壳体、一微机电麦克风组件以及至少一集成电路组件。基板具有二彼此相反的第一表面与第二表面。金属壳体固定于第一表面,使基板与金属壳体共同形成一空腔。微机电麦克风组件固定于金属壳体上且位于空腔内。集成电路组件固定于第二表面,其中集成电路组件位于金属壳体于第二表面之垂直投影的区域内。
Description
技术领域
本发明涉及一种电子组件封装结构,特别涉及一种包含麦克风组件之封装结构。
背景技术
在目前配戴型电子装置在不断缩小尺寸的潮流下,其装置内部的各种组件的尺寸也被要求不断的微型化,麦克风组件的封装结构即是其中之一。如何设计出小型化麦克风封装结构又能同时符合麦克风组件的效能需求是相关制造商研发的方向之一。
发明内容
本发明提出一种创新的麦克风封装结构,藉以满足先前技术问题的需求。
于本发明的一实施例中,一种麦克风封装结构包含一基板、一金属壳体、一微机电麦克风组件以及至少一集成电路组件。基板具有二彼此相反的第一表面与第二表面。金属壳体固定于第一表面,使基板与金属壳体共同形成一空腔。微机电麦克风组件固定于金属壳体上且位于空腔内。集成电路组件固定于第二表面,其中集成电路组件位于金属壳体于第二表面之垂直投影的区域内。
于本发明的一实施例中,集成电路组件至少部分位于微机电麦克风组件于第二表面之垂直投影的区域内。
于本发明的一实施例中,金属壳体具有一通孔,微机电麦克风组件固定于金属壳体上的位置对准通孔。
于本发明的一实施例中,麦克风封装结构更包含一封装胶层,且基板具有一穿孔,封装胶层覆盖穿孔且密封至少一集成电路组件于第二表面上。
于本发明的一实施例中,穿孔不位于至少一集成电路组件于基板垂直投影的区域内。
于本发明的一实施例中,至少一集成电路组件包含邻近于穿孔之声学讯号处理组件以及远离穿孔之电子讯号处理组件。
于本发明的一实施例中,声学讯号处理组件至少部分位于微机电麦克风组件于第二表面之垂直投影的区域内。
于本发明的一实施例中,麦克风封装结构更包含二金属导线穿越穿孔与封装胶层,并电连接至少一集成电路组件与微机电麦克风组件。
于本发明的一实施例中,麦克风封装结构更包含一重分布层配置于封装胶层上,且重分布层包含电连接至声学讯号处理组件之第一导电路径、电连接至电子讯号处理组件之第二导电路径以及接地导电路径。
于本发明的一实施例中,至少一集成电路组件系以金属导线连接至基板的第二表面。
于本发明的一实施例中,至少一集成电路组件系以覆晶方式连接至基板的第二表面。
于本发明的一实施例中,至少一集成电路组件包含复数个集成电路组件,且该些集成电路组件皆固定于基板之第二表面上,并且位于金属壳体于第二表面之垂直投影的区域内。
于本发明的一实施例中,该些集成电路包含复数个焊垫,并且该些复数个焊垫皆位于金属壳体于第二表面之垂直投影的区域内。
综上所述,本发明之麦克风封装结构利用前述金属壳体、集成电路组件以及麦克风组件于电路基板的二侧彼此重迭的设计,使得封装结构能架构于面积较小的电路基板,且有助于麦克风封装结构之缩小化或微型化。
以下将以实施方式对上述之说明作详细的描述,并对本发明之技术方案提供更进一步的解释。
附图说明
为让本发明之上述和其他目的、特征、优点与实施例能更明显易懂,所附图式之说明如下:
图1绘示依照本发明一实施例的一种麦克风封装结构的剖面示意图;
图2A~2D绘示依照本发明一实施例的一种麦克风封装结构的制程步骤的剖面示意图。
附图标记:
100:麦克风封装结构
102:金属壳体
102a:内表面
102b:通孔
104:基板
104a:穿孔
104b:表面
104c:表面
105:空腔
106:微机电麦克风组件
106a:振动膜
108:金属导线
108a:金属导线
108b:金属导线
110:集成电路组件
110a:焊垫
112:集成电路组件
112a:焊垫
114:封装胶层
116:重分布层
118a~118f:导电路径
P1:区域
P2:区域
具体实施方式
为了使本发明的叙述更加详尽与完备,可参照所附的附图及以下所述各种实施例,附图中相同的号码代表相同或相似的组件。另一方面,众所周知的组件与步骤并未描述在实施例中,以避免对本发明造成不必要的限制。
在实施方式与申请专利范围中,除非内文中对于冠词有所特别限定,否则“一”与“该”可泛指单一个或大于一个。
请参照第1图,其绘示依照本发明一实施例的一种麦克风封装结构的剖面示意图。一种麦克风封装结构100包含一基板104、一金属壳体102、一微机电麦克风组件106以及至少一集成电路组件(110,112)。基板104可以是印刷电路板或其他种类的电路板,且具有二彼此相反的表面104b与表面104c。金属壳体102固定于基板104的表面104b,使基板104与金属壳体102共同形成一空腔105。微机电麦克风组件106固定于金属壳体102的内表面102a上且位于空腔105内。集成电路组件(110,112)固定于基板104的表面104c,其中集成电路组件(110,112)位于金属壳体102于表面104c之垂直投影的区域(P2)内,即集成电路组件(110,112)与金属壳体102在垂直方向上彼此重叠。微机电麦克风组件106位于空腔105内,即使不另封胶,亦不受外界水气的侵蚀。上述金属壳体102与集成电路组件(110,112)彼此重叠的设计有助于使用较小面积的基板104,也有助于麦克风封装结构之整体结构的缩小化或微型化。
在本实施例中,集成电路组件110至少部分位于微机电麦克风组件106于基板104的表面104c之垂直投影的区域(P1)内,即集成电路组件110与微机电麦克风组件106在垂直方向上彼此重叠。此设计有助于使用较小面积的基板104,也有助于麦克风封装结构之整体结构的缩小化或微型化。
在本实施例中,虽示例二个集成电路组件(110,112)固定于基板104的表面104c,但不排除更多集成电路组件固定于基板104的表面104c。
在本实施例中,金属壳体102具有一通孔102b,微机电麦克风组件106固定于金属壳体102上的位置对准通孔102b。微机电麦克风组件106不另封胶的位于空腔105内,使其运作参数(例如其振动膜106a的运作参数)不会因封胶而需另行校正。
在本实施例中,基板104具有一穿孔104a,且封装胶层114覆盖基板104之穿孔104a且密封集成电路组件(110,112)于基板104的表面104c上。二金属导线(108a,108b)穿越穿孔104a与封装胶层114,并电连接集成电路组件110与微机电麦克风组件106。
在本实施例中,集成电路组件110可以是一声学讯号处理组件,而集成电路组件112可以是一电子讯号处理组件,集成电路组件110相较于集成电路组件112邻近于基板104的穿孔104a,使得微机电麦克风组件106与对应的声学讯号处理组件(即集成电路组件110)之间讯号传导距离能够尽可能缩短。
在本实施例中,麦克风封装结构更包含一重分布层116配置于封装胶层114上,且重分布层116包含电连接至集成电路组件110之导电路径(118b、118c)、电连接至集成电路组件112之导电路径118d以及接地导电路径(118a或118e)。
在本实施例中,集成电路组件110或112系以金属导线连接至基板104的表面104c或以覆晶方式连接至基板104的表面104c,但不以此为限。
在本实施例中,集成电路组件110或112之复数个焊垫(110a或112a)皆位于金属壳体102于基板104的表面104c之垂直投影的区域(P2)内。
请参照第2A~2D图,其绘示依照本发明一实施例的一种麦克风封装结构的制程步骤之剖面示意图。
在第2A图所绘示的制程步骤中,提供一具有通孔102b的金属壳体102,并将微机电麦克风组件106固定于金属壳体102的内表面102a上并对准通孔102b(使麦克风组件的振动膜106a对准通孔102b)。接着,将金属导线108的二端连接至微机电麦克风组件106的焊点上。
在第2B图所绘示的制程步骤中,提供一具有穿孔104a的电路基板104。将前述的金属壳体102固定于电路基板104的底表面104b,并使金属导线108通过穿孔104a,且微机电麦克风组件106位于电路基板104与金属壳体102所形成的空腔105内。基板104的上表面104c已先固定集成电路组件(110、112),集成电路组件110之其中一焊垫以金属导线连接至基板104的上表面104c,集成电路组件112系以覆晶方式连接至基板104的上表面104c。为了于制程中金属导线108能顺利通过穿孔104a,穿孔104a的孔径应大于金属导线108之线径的二倍以上。
在第2C图所绘示的制程步骤中,形成一封装胶层114覆盖穿孔104a且密封集成电路组件(110、112)于基板104的上表面104c,并移除凸出于封装胶层114的金属导线108部分,藉以形成二金属导线(108a、108b)。在本实施例中,穿孔104a不位于集成电路组件(110,112)于基板(104)垂直投影的区域内。
在第2D图所绘示的制程步骤中,形成一重分布层116覆盖封装胶层114的顶面,重分布层116包含电连接至集成电路组件110之导电路径(118b、118c)、电连接至集成电路组件112之导电路径118d以及接地导电路径(118a或118e)。另有导电路径118f连接于二金属导线(108a、108b)与集成电路组件110之间。
综上所述,本发明之麦克风封装结构利用前述金属壳体、集成电路组件以及麦克风组件于电路基板的二侧彼此重叠的设计,使得封装结构能架构于面积较小的电路基板,且有助于麦克风封装结构之缩小化或微型化。
虽然本发明已以实施方式揭露如上,然其并非用以限定本发明,任何熟习此技艺者,于不脱离本发明之精神和范围内,当可作各种之更动与润饰,因此本发明之保护范围当视后附之申请专利范围所界定者为准。
Claims (13)
1.一种麦克风封装结构,包含:
一基板,具有二彼此相反的第一表面与第二表面;
一金属壳体,固定于该第一表面,使该基板与该金属壳体共同形成一空腔;
一微机电麦克风组件,固定于该金属壳体上且位于该空腔内;
至少一集成电路组件,固定于该第二表面,其中该集成电路组件位于该金属壳体于该第二表面之垂直投影的区域内。
2.根据权利要求1所述的麦克风封装结构,其特征在于:该集成电路组件至少部分位于该微机电麦克风组件于该第二表面之垂直投影的区域内。
3.根据权利要求1所述的麦克风封装结构,其特征在于:该金属壳体具有一通孔,该微机电麦克风组件固定于该金属壳体上的位置对准该通孔。
4.根据权利要求1所述的麦克风封装结构,其特征在于:更包含一封装胶层,且该基板具有一穿孔,其中该封装胶层覆盖该穿孔且密封该至少一集成电路组件于该第二表面上。
5.根据权利要求4所述的麦克风封装结构,其特征在于:更包含二金属导线穿越该穿孔与该封装胶层,并电连接该至少一集成电路组件与该微机电麦克风组件。
6.根据权利要求4所述的麦克风封装结构,其特征在于:该穿孔不位于该至少一集成电路组件于该基板垂直投影的区域内。
7.根据权利要求4所述的麦克风封装结构,其特征在于:该至少一集成电路组件包含邻近于该穿孔之声学讯号处理组件以及远离该穿孔之电子讯号处理组件。
8.根据权利要求7所述的麦克风封装结构,其特征在于:该声学讯号处理组件至少部分位于该微机电麦克风组件于该第二表面之垂直投影的区域内。
9.根据权利要求7所述的麦克风封装结构,其特征在于:更包含一重分布层配置于该封装胶层上,且该重分布层包含电连接至该声学讯号处理组件之第一导电路径、电连接至该电子讯号处理组件之第二导电路径以及接地导电路径。
10.根据权利要求1所述的麦克风封装结构,其特征在于:该至少一集成电路组件系以金属导线连接至该基板的该第二表面。
11.根据权利要求1所述的麦克风封装结构,其特征在于:该至少一集成电路组件系以覆晶方式连接至该基板的该第二表面。
12.根据权利要求1所述的麦克风封装结构,其特征在于:该至少一集成电路组件包含复数个集成电路组件,且该些集成电路组件皆固定于该基板之第二表面上,并且位于该金属壳体于该第二表面之垂直投影的区域内。
13.根据权利要求12所述的麦克风封装结构,其特征在于:该些集成电路包含复数个焊垫,并且该些复数个焊垫皆位于该金属壳体于该第二表面之垂直投影的区域内。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201962807252P | 2019-02-19 | 2019-02-19 | |
US62/807,252 | 2019-02-19 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN110677793A true CN110677793A (zh) | 2020-01-10 |
CN110677793B CN110677793B (zh) | 2021-09-10 |
Family
ID=69076351
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910796515.XA Active CN110677793B (zh) | 2019-02-19 | 2019-08-27 | 麦克风封装结构 |
CN201910801847.2A Pending CN110690207A (zh) | 2019-02-19 | 2019-08-28 | 电子封装结构 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910801847.2A Pending CN110690207A (zh) | 2019-02-19 | 2019-08-28 | 电子封装结构 |
Country Status (3)
Country | Link |
---|---|
US (2) | US10943870B2 (zh) |
CN (2) | CN110677793B (zh) |
TW (2) | TWI732228B (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111182418A (zh) * | 2020-02-13 | 2020-05-19 | 钰太芯微电子科技(上海)有限公司 | 连接结构改进的微机电麦克风及其制备方法 |
CN111245995A (zh) * | 2020-01-13 | 2020-06-05 | Oppo广东移动通信有限公司 | 麦克风组件及电子设备 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019211941A1 (ja) * | 2018-05-01 | 2019-11-07 | 株式会社村田製作所 | 電子デバイスおよびそれを搭載した指紋認証装置 |
CN111954391B (zh) * | 2020-08-26 | 2021-09-14 | 维沃移动通信有限公司 | 电路板封装方法、电路板及电子设备 |
US12035462B2 (en) * | 2020-12-18 | 2024-07-09 | Samsung Electronics Co., Ltd. | Electronic device and printed circuit board including structure for removing electrical stress |
TWI817387B (zh) * | 2022-03-14 | 2023-10-01 | 大陸商美律電子(深圳)有限公司 | 微機電裝置 |
TWI841438B (zh) * | 2023-07-03 | 2024-05-01 | 大陸商美律電子(深圳)有限公司 | 電子裝置 |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070092983A1 (en) * | 2005-04-25 | 2007-04-26 | Analog Devices, Inc. | Process of Forming a Microphone Using Support Member |
CN101534465A (zh) * | 2008-03-11 | 2009-09-16 | 佳世达科技股份有限公司 | 微机电麦克风及其封装方法 |
CN102333254A (zh) * | 2011-09-13 | 2012-01-25 | 华景传感科技(无锡)有限公司 | 一种与cmos电路纵向集成的mems硅麦克风及其制备方法 |
US9024432B1 (en) * | 2000-11-28 | 2015-05-05 | Knowles Electronics, Llc | Bottom port multi-part surface mount MEMS microphone |
CN104811882A (zh) * | 2014-01-24 | 2015-07-29 | 美律电子(惠州)有限公司 | 叠晶式麦克风 |
CN104902411A (zh) * | 2014-03-04 | 2015-09-09 | 罗伯特·博世有限公司 | 具有麦克风传感器功能以及介质传感器功能的部件 |
CN104936116A (zh) * | 2015-06-01 | 2015-09-23 | 北京卓锐微技术有限公司 | 一种集成的差分硅电容麦克风 |
CN105704628A (zh) * | 2014-10-02 | 2016-06-22 | 鑫创科技股份有限公司 | 微机电系统麦克风封装元件以及封装方法 |
US9648427B2 (en) * | 2015-01-26 | 2017-05-09 | AAC Technologies Pte. Ltd. | MEMS microphone |
CN206908859U (zh) * | 2017-07-19 | 2018-01-19 | 无锡芯奥微传感技术有限公司 | Mems麦克风的封装装置、麦克风和电子设备 |
CN207354616U (zh) * | 2017-09-28 | 2018-05-11 | 瑞声声学科技(深圳)有限公司 | 微机电麦克风 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7729500B2 (en) * | 2006-12-19 | 2010-06-01 | Fortmedia, Inc. | Microphone array with electromagnetic interference shielding means |
CN101935007A (zh) * | 2009-06-30 | 2011-01-05 | 美律实业股份有限公司 | 微机电声学传感器封装结构 |
JP5327299B2 (ja) * | 2011-09-09 | 2013-10-30 | オムロン株式会社 | 半導体装置及びマイクロフォン |
DE102012215239B4 (de) * | 2012-08-28 | 2023-12-21 | Robert Bosch Gmbh | Bauteil und Verfahren zum Prüfen eines solchen Bauteils |
US8890284B2 (en) * | 2013-02-22 | 2014-11-18 | Infineon Technologies Ag | Semiconductor device |
TWI539831B (zh) * | 2014-12-05 | 2016-06-21 | 財團法人工業技術研究院 | 微機電麥克風封裝 |
TW201709753A (zh) * | 2015-08-24 | 2017-03-01 | 美律實業股份有限公司 | 微機電系統晶片封裝及其製造方法 |
US10123112B2 (en) * | 2015-12-04 | 2018-11-06 | Invensense, Inc. | Microphone package with an integrated digital signal processor |
CN205616568U (zh) * | 2016-04-27 | 2016-10-05 | 歌尔股份有限公司 | 一种集成传感器的封装结构 |
CN105957838B (zh) * | 2016-04-28 | 2018-11-06 | 清华大学 | 用于三维系统级封装的封装结构及封装方法 |
DE102018208230B4 (de) * | 2018-05-24 | 2021-01-28 | Infineon Technologies Ag | Mems-baustein und verfahren zum herstellen eines mems-bausteins |
-
2019
- 2019-06-12 TW TW108120356A patent/TWI732228B/zh active
- 2019-07-11 TW TW108124557A patent/TW202033001A/zh unknown
- 2019-07-29 US US16/525,538 patent/US10943870B2/en active Active
- 2019-08-27 CN CN201910796515.XA patent/CN110677793B/zh active Active
- 2019-08-28 CN CN201910801847.2A patent/CN110690207A/zh active Pending
- 2019-09-09 US US16/563,962 patent/US20200266151A1/en not_active Abandoned
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9024432B1 (en) * | 2000-11-28 | 2015-05-05 | Knowles Electronics, Llc | Bottom port multi-part surface mount MEMS microphone |
US20070092983A1 (en) * | 2005-04-25 | 2007-04-26 | Analog Devices, Inc. | Process of Forming a Microphone Using Support Member |
CN101534465A (zh) * | 2008-03-11 | 2009-09-16 | 佳世达科技股份有限公司 | 微机电麦克风及其封装方法 |
CN102333254A (zh) * | 2011-09-13 | 2012-01-25 | 华景传感科技(无锡)有限公司 | 一种与cmos电路纵向集成的mems硅麦克风及其制备方法 |
CN104811882A (zh) * | 2014-01-24 | 2015-07-29 | 美律电子(惠州)有限公司 | 叠晶式麦克风 |
CN104902411A (zh) * | 2014-03-04 | 2015-09-09 | 罗伯特·博世有限公司 | 具有麦克风传感器功能以及介质传感器功能的部件 |
CN105704628A (zh) * | 2014-10-02 | 2016-06-22 | 鑫创科技股份有限公司 | 微机电系统麦克风封装元件以及封装方法 |
US9648427B2 (en) * | 2015-01-26 | 2017-05-09 | AAC Technologies Pte. Ltd. | MEMS microphone |
CN104936116A (zh) * | 2015-06-01 | 2015-09-23 | 北京卓锐微技术有限公司 | 一种集成的差分硅电容麦克风 |
CN206908859U (zh) * | 2017-07-19 | 2018-01-19 | 无锡芯奥微传感技术有限公司 | Mems麦克风的封装装置、麦克风和电子设备 |
CN207354616U (zh) * | 2017-09-28 | 2018-05-11 | 瑞声声学科技(深圳)有限公司 | 微机电麦克风 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111245995A (zh) * | 2020-01-13 | 2020-06-05 | Oppo广东移动通信有限公司 | 麦克风组件及电子设备 |
CN111182418A (zh) * | 2020-02-13 | 2020-05-19 | 钰太芯微电子科技(上海)有限公司 | 连接结构改进的微机电麦克风及其制备方法 |
Also Published As
Publication number | Publication date |
---|---|
US20200266151A1 (en) | 2020-08-20 |
CN110677793B (zh) | 2021-09-10 |
TWI732228B (zh) | 2021-07-01 |
TW202033001A (zh) | 2020-09-01 |
US10943870B2 (en) | 2021-03-09 |
TW202033004A (zh) | 2020-09-01 |
CN110690207A (zh) | 2020-01-14 |
US20200267479A1 (en) | 2020-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110677793B (zh) | 麦克风封装结构 | |
US9776855B2 (en) | Reversible top/bottom MEMS package | |
US9346668B1 (en) | Molded cavity substrate MEMS package fabrication method and structure | |
US20070158826A1 (en) | Semiconductor device | |
US9986354B2 (en) | Pre-mold for a microphone assembly and method of producing the same | |
JP5763682B2 (ja) | Mems及びasicを備える小型化した電気的デバイス及びその製造方法 | |
US8624380B2 (en) | Vertical mount package for MEMS sensors | |
US9278851B2 (en) | Vertical mount package and wafer level packaging therefor | |
US11174152B2 (en) | Over-under sensor packaging with sensor spaced apart from control chip | |
US20140196540A1 (en) | Two-axis vertical mount package assembly | |
CN109292725A (zh) | 传感器器件和用于制造传感器器件的方法 | |
JP2007042786A (ja) | マイクロデバイス及びそのパッケージング方法 | |
TW201532205A (zh) | 微機電晶片封裝及其製造方法 | |
JP2007227596A (ja) | 半導体モジュール及びその製造方法 | |
TW201712814A (zh) | 超低高度半導體裝置封裝及超低高度半導體裝置封裝之製造方法 | |
JP2008113009A (ja) | 外部コンタクトを有する電気的構成エレメント | |
TW201815661A (zh) | 微機電裝置及製造方法 | |
TWI548048B (zh) | 晶片封裝體及其製造方法 | |
US9392376B2 (en) | Microphone on printed circuit board (PCB) | |
CN112897451A (zh) | 传感器封装结构及其制作方法和电子设备 | |
TWI660466B (zh) | 封裝結構及其製法 | |
TWI581374B (zh) | 凹穴封裝設計 | |
KR101252809B1 (ko) | 밀폐형 패키지 | |
KR20010068514A (ko) | 칩 스케일 패키지를 적층한 적층 패키지 | |
JP2006066435A (ja) | 半導体パッケージ及びその実装構造 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |