CN110618744A - Novel GPU Carrier board card - Google Patents
Novel GPU Carrier board card Download PDFInfo
- Publication number
- CN110618744A CN110618744A CN201910893943.4A CN201910893943A CN110618744A CN 110618744 A CN110618744 A CN 110618744A CN 201910893943 A CN201910893943 A CN 201910893943A CN 110618744 A CN110618744 A CN 110618744A
- Authority
- CN
- China
- Prior art keywords
- gpu
- carrier board
- gpus
- board card
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000000875 corresponding Effects 0.000 claims abstract description 12
- 230000001276 controlling effect Effects 0.000 claims abstract description 9
- 238000004891 communication Methods 0.000 claims description 17
- 238000000034 method Methods 0.000 description 11
- 238000010586 diagram Methods 0.000 description 7
- 239000000969 carrier Substances 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000000750 progressive Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/266—Arrangements to supply power to external peripherals either directly from the computer or under computer control, e.g. supply of power through the communication port, computer controlled power-strips
Abstract
The application discloses novel GPU Carrier integrated circuit board, include: the GPU Carrier board card is used for bearing N GPUs; wherein N is greater than 1; the power supply module is connected with the GPU Carrier board card and is used for providing energy sources for the N GPUs on the GPU Carrier board card; and the controller is connected with the power supply module and is used for controlling the power supply module to output a target power-on time sequence corresponding to the power supply voltages of the N GPUs on the GPU Carrier board card. Obviously, the GPU Carrier board card provided by the application utilizes the controller to control the power supply module to output the target power-on time sequence corresponding to the power supply requirements of the N GPUs on the GPU Carrier board card, so that the controller can control the running states of the N GPUs at the same time, and the GPU Carrier board card can be compatible with the GPUs at the same time.
Description
Technical Field
The invention relates to the technical field of power electronics, in particular to a novel GPU Carrier board card.
Background
With the continuous development of computer technology, users have more and more demands on GPU (Graphics Processing Unit) computing resources. The conventional GPU Carrier board card is generally designed for a specific PCIE expansion board, a specific manufacturer and a specific type of GPU. In this case, a specific supply voltage is required to power the GPU. However, since different manufacturers have different design standards, the GPU Carrier board cannot be compatible with multiple GPUs at the same time. At present, no effective solution exists for the technical problem.
Therefore, how to enable the GPU Carrier board to be compatible with multiple GPUs simultaneously is a technical problem to be urgently solved by the technical personnel in the field.
Disclosure of Invention
In view of the above, an object of the present invention is to provide a novel GPU Carrier board, so that the GPU Carrier board can be compatible with multiple GPUs simultaneously. The specific scheme is as follows:
a novel GPU Carrier board card comprises:
the GPU Carrier board card is used for bearing N GPUs; wherein N is greater than 1;
the power supply module is connected with the GPU Carrier board card and is used for providing energy sources for the N GPUs on the GPU Carrier board card;
and the controller is connected with the power supply module and used for controlling the power supply module to output a target power-on time sequence corresponding to the power supply voltage of the N GPUs on the GPU Carrier board card.
Preferably, the controller is a CPLD, a single chip microcomputer or an FPGA.
Preferably, the method further comprises the following steps:
and the display is connected with the controller and used for displaying the power-on states of the N GPUs.
Preferably, the display is embodied as an indicator light.
Preferably, the method further comprises the following steps:
and the FRU is connected with the controller and is used for storing the attribute information of the N GPUs.
Preferably, the method further comprises the following steps:
and the I2C Switch chip is connected with the FRU and used for switching the communication link of the FRU.
Preferably, the method further comprises the following steps:
the QSFP-DD connector is connected with the target GPU and used for leading out a communication signal of the target GPU; the target GPU is any one of the N GPUs.
Preferably, the method further comprises the following steps:
and the testing device is connected with the target GPU and used for testing the attribute performance of the target GPU.
Preferably, the test device is a Link Config pull-down resistor.
Preferably, the method further comprises the following steps:
and the high-density connector is connected with the N GPUs and is used for connecting the communication signals of the N GPUs to the target PCIE expansion board.
Therefore, in the novel GPU Carrier board card provided by the invention, firstly, the GPU Carrier board card is utilized to carry N GPUs; then, a power supply module which is connected with the GPU Carrier board card and used for providing energy sources for the N GPUs on the GPU Carrier board card is arranged; and finally, a controller which is connected with the power supply module and is used for controlling the power supply module to output a target power-on time sequence corresponding to the power supply voltages of the N GPUs on the GPU Carrier board card is arranged, so that the controller can simultaneously control the power-on states of the N GPUs on the GPU Carrier board card. Obviously, compared with the prior art, the GPU Carrier board card provided by the invention utilizes the controller to control the power supply module to output the target power-on time sequence corresponding to the power supply requirements of the N GPUs on the GPU Carrier board card, so that the controller can simultaneously control the running states of the N GPUs on the GPU Carrier board card, and the GPU Carrier board card can be compatible with a plurality of GPUs.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
Fig. 1 is a structural diagram of a novel GPU Carrier board card provided in an embodiment of the present invention;
fig. 2 is a structural diagram of another novel GPU Carrier board provided in the embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1, fig. 1 is a structural diagram of a novel GPU Carrier board provided in an embodiment of the present invention, where the GPU Carrier board includes:
the GPU Carrier board card (11) is used for bearing N GPUs; wherein N is greater than 1;
the power supply module (12) is connected with the GPU Carrier board card (11) and is used for providing energy sources for N GPUs on the GPU Carrier board card (11);
and the controller (13) is connected with the power supply module (12) and is used for controlling the power supply module (12) to output a target power-on time sequence corresponding to the power supply voltages of the N GPUs on the GPU Carrier board card (11).
In the GPU Carrier board (11) provided in this embodiment, first, N GPUs are set on the GPU Carrier board (11), where the N GPUs may be GPUs produced by different manufacturers or GPUs produced by the same manufacturer, and are not specifically limited herein. Then, a power supply module (12) is connected to the GPU Carrier board (11) so as to provide energy sources for the N GPUs on the GPU Carrier board (11) by using the power supply module (12). And finally, connecting a controller (13) to the power supply module (12), and controlling the power supply module (12) to output a target power-on time sequence corresponding to the power supply voltages of the N GPUs on the GPU Carrier board card (11) by using the controller (13).
It can be understood that when the controller (13) is used for controlling the power supply module (12) to output a target power-on time sequence corresponding to the power supply voltages of the N GPUs on the Carrier board, the power supply module (12) can simultaneously supply power to the N GPUs on the Carrier board, so that the N GPUs on the Carrier board can be in a running state at the same time, and the technical problem that the GPU Carrier board (11) in the prior art cannot be compatible with the GPUs simultaneously is solved.
It should be noted that, controlling the power-on state of the GPU by using different power-on timings is well known by those skilled in the art, and therefore, detailed description thereof is omitted here. In addition, in practical application, two power supply modes, namely 12V and 54V, can be reserved on the power module (12) to meet the GPU power supply requirements of different manufacturers, models and client rooms, and of course, the power module (12) can also be set to other power supply modes as long as the purpose of practical application can be achieved, and the power module is not specifically limited herein.
Therefore, in the novel GPU Carrier board card provided by the embodiment, firstly, the GPU Carrier board card is used for bearing N GPUs; then, a power supply module which is connected with the GPU Carrier board card and used for providing energy sources for the N GPUs on the GPU Carrier board card is arranged; and finally, a controller which is connected with the power supply module and is used for controlling the power supply module to output a target power-on time sequence corresponding to the power supply voltages of the N GPUs on the GPU Carrier board card is arranged, so that the controller can simultaneously control the power-on states of the N GPUs on the GPU Carrier board card. Obviously, compared with the prior art, the GPU Carrier board provided by the embodiment utilizes the controller to control the power supply module to output the target power-on timing sequence corresponding to the power supply requirements of the N GPUs on the GPU Carrier board, so that the controller can simultaneously control the running states of the N GPUs on the GPU Carrier board, and thus the GPU Carrier board can be compatible with a plurality of GPUs.
Based on the above embodiments, the present embodiment further describes and optimizes the technical solution, and as a preferred implementation, the controller (13) is specifically a CPLD, a single chip microcomputer or an FPGA.
In practical application, the controller (13) can be configured as a CPLD (complex Programmable Logic Device), because the CPLD does not need an external memory chip, and moreover, the CPLD is programmed by using E2PROM or FASTFLASH technology, which is more convenient for a worker to compile and adjust the target power-on timing sequence in the controller (13).
Or the controller (13) is set to be a single chip microcomputer (Microcontrollers), because the single chip microcomputer not only has strong logic calculation capacity, but also has small volume, when the controller (13) is set to be the single chip microcomputer, the occupation of the space volume by the controller (13) can be relatively reduced.
Or, the controller (13) can be set as an FPGA (Field Programmable Gate Array), because the FPGA not only solves the deficiency of the customized circuit, but also overcomes the defect of the limited Gate circuit quantity of the original Programmable device, so that the programming on the FPGA has great flexibility. Therefore, when the controller (13) is set to be the FPGA, the function of the GPU Carrier board card (11) can be expanded conveniently by a worker in the subsequent process.
Therefore, the technical scheme provided by the embodiment can enable the setting mode of the controller to be more flexible and diversified.
Based on the above embodiments, this embodiment further describes and optimizes the technical solution, please refer to fig. 2, and fig. 2 is a structural diagram of another novel GPU Carrier board card provided by the embodiment of the present invention. Specifically, above-mentioned GPUCarrier integrated circuit board (11) still includes:
and the display (14) is connected with the controller (13) and is used for displaying the power-on states of the N GPUs.
In the embodiment, in order to further improve the user experience of the staff in the process of using the GPU Carrier board (11), a display (14) is connected to the controller (13), namely, the display (14) is used for displaying the power-on states of the N GPUs. By the arrangement mode, workers can more clearly and intuitively check the power-on states of the N GPUs on the GPU Carrier board card (11).
Specifically, the display (14) may be configured as a CRT display, the display (14) may be configured as an LCD display, the display (14) may be configured as an LED display, and the like, as long as the purpose of practical application can be achieved, and the present invention is not limited specifically herein.
Therefore, by the technical scheme provided by the embodiment, the worker can more intuitively and clearly check the power-on state of each GPU when using the GPU Carrier board card.
As a preferred embodiment, the display (14) is embodied as an indicator light.
In practical application, can set up display (14) into the pilot lamp, because the advantage of the not only low in cost of manufacture of pilot lamp, moreover, the simple structure of pilot lamp, occupation volume to the space is less, so, when setting up display (14) into the pilot lamp, not only can reach the purpose that shows N GPU power-on state, moreover, also can reduce the whole cost of manufacture of GPU Carrier integrated circuit board (11) relatively.
Specifically, in order to more intuitively display the power-on state of each GPU, the number of the indicator lamps may also be set to N, and the power-on states of each GPU are displayed by using the N indicator lamps in a one-to-one correspondence manner, so that a worker can more quickly find the GPU with a fault by turning on and off the indicator lamps.
Based on the above embodiments, this embodiment further describes and optimizes the technical solution, please refer to fig. 2, and fig. 2 is a structural diagram of another novel GPU Carrier board card provided by the embodiment of the present invention. Specifically, above-mentioned GPU Carrier integrated circuit board (11) still includes:
and the FRU (15) is connected with the controller (13) and is used for storing the attribute information of the N GPUs.
In this embodiment, in order to enable a worker to more accurately acquire attribute information of each GPU on the GPU Carrier board (11), an FRU (Field replaceable Unit) (15) is further connected to the controller (13), and attribute information corresponding to the target GPU, that is, information such as a serial number, a firmware version, and an interconnection topology of the target GPU is stored in the FRU (15).
Obviously, by adding the FRU to the GPU Carrier board, the staff can establish a communication connection with the BMC (Baseboard Management Controller) through the FRU, so that the staff can check the attribute information of the target GPU on the BMC, thereby further improving the user experience of the staff in the process of using the GPU Carrier board.
As a preferred embodiment, the GPU Carrier board (11) further includes:
and the I2C Switch chip (16) is connected with the FRU (15) and used for switching the communication link of the FRU (15).
It can be understood that different communication links are used to connect different management interfaces and different operating systems, and during actual operation, workers sometimes need to operate the GPU Carrier board (11) at a work site and read attribute information of a target GPU at the site.
Therefore, in the embodiment, in order to adapt to the application scenario, an I2C Switch chip (16) is further connected to the FRU (15), that is, the communication link of the FRU (15) is switched by using the I2C Switch chip (16), so that the attribute information of the N GPUs stored in the FRU (15) can be transmitted to the operating system of the GPU Carrier board (11) through the I2C Switch chip (16), and thus, an operator can check the attribute information of each GPU on the GPU Carrier board (11) in the operating system.
Therefore, through the technical scheme provided by the embodiment, the GPU Carrier board card provided by the application can be applied to more complex actual scenes.
Based on the above embodiments, this embodiment further describes and optimizes the technical solution, please refer to fig. 2, and fig. 2 is a structural diagram of another novel GPU Carrier board card provided by the embodiment of the present invention. Specifically, above-mentioned GPUCarrier integrated circuit board (11) still includes:
the QSFP-connector (17) is connected with the target GPU and used for leading out a communication signal of the target GPU; the target GPU is any one of the N GPUs.
It can be understood that in the actual use process, in order to reduce the occupation amount of the GPU Carrier card (11) to the space volume, the electronic components on the GPU Carrier card (11) are generally arranged compactly, so that if a worker needs to connect the communication signal of the target GPU to other GPU Carrier cards (11), the worker needs to connect the output pin of the target GPU with the input pin of the other GPU Carrier cards (11), which needs to consume much time and energy of the worker.
In the embodiment, in order to avoid the situation, a QSFP-connector (17) is connected to the target GPU, because the QSFP-connector (17) is a connector with a plurality of high-speed transmission channels, and a plurality of plug interfaces are further arranged on the QSFP-connector (17), so that a worker can directly connect the target GPU with other GPU Carrier boards (11) through the plug interfaces on the QSFP-connector (17), thereby realizing interconnection of more GPUs, and in this way, the time and effort required by the worker to extract a communication signal of the target GPU can be relatively reduced.
Therefore, through the technical scheme provided by the embodiment, the convenience of the working personnel in the process of using the GPU Carrier board card can be further improved, and more GPUs can be interconnected.
As a preferred embodiment, the GPU Carrier board (11) further includes:
and the testing device (18) is connected with the target GPU and used for testing the attribute performance of the target GPU.
It can be understood that, in the process of actually using the GPU Carrier board (11), in order to learn the overall working performance of the GPU Carrier board (11), the worker needs to learn the attribute performance of each GPU of the GPU Carrier board (11), so in this embodiment, a testing device (18) connected to the target GPU is further provided, so that the worker can directly trigger a test signal to the target GPU through the testing device (18), and directly test various attribute performances of the target GPU through the test signal. Obviously, by the arrangement mode, the staff can more conveniently and quickly obtain the attribute performance of the target GPU.
Therefore, by the technical scheme provided by the embodiment, the attribute performance of each GPU on the GPU Carrier board can be learned more quickly and conveniently by workers.
In a preferred embodiment, the test device (18) is a Link Config pull-down resistor.
Specifically, can set up testing arrangement (18) into Link Config pull-down resistance, because Link Config pull-down resistance simple structure, low in cost, so, when setting up testing arrangement (18) into Link Config pull-down resistance, not only can reduce the design complexity of GPU Carrier board card in manufacturing process, moreover, can also reduce the design cost of GPUCarrier integrated circuit board relatively.
Based on the above embodiments, this embodiment further describes and optimizes the technical solution, please refer to fig. 2, and fig. 2 is a structural diagram of another novel GPU Carrier board card provided by the embodiment of the present invention. Specifically, above-mentioned GPU Carrier integrated circuit board (11) still includes:
and the high-density connector (19) is connected with the N GPUs and is used for connecting the communication signals of the N GPUs to the target PCIE expansion board.
In practical application, in order to be able to connect the communication signals output by the N GPUs carried on the GPU Carrier board (11) to other PCIE expansion boards in an expanding manner, a high-density connector (19) connected to the N GPUs is further provided, so that in the process of using the GPU Carrier board (11), a worker can directly connect the PCIE signals of the N GPUs to a target PCIE expansion board to which the worker wants to connect in an expanding manner through the high-density connector (19).
In addition, in order to achieve a better signal expansion effect in the actual use process, a Retimer chip (20) can be connected between the high-density connector (19) and each GPU, namely, the Retimer chip (20) is used for amplifying the communication signals of the GPUs connected with the high-density connector, so that the communication signals transmitted to the high-density connector (19) can be more accurate and reliable.
Therefore, through the technical scheme provided by the embodiment, the GPU Carrier board card provided by the application can be applied to more complex and diversified actual scenes.
The embodiments are described in a progressive manner, each embodiment focuses on differences from other embodiments, and the same or similar parts among the embodiments are referred to each other. The device disclosed by the embodiment corresponds to the method disclosed by the embodiment, so that the description is simple, and the relevant points can be referred to the method part for description.
Finally, it should also be noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
The novel GPU Carrier board card provided by the present invention is described in detail above, and a specific example is applied in the text to explain the principle and the implementation of the present invention, and the description of the above embodiment is only used to help understand the method and the core idea of the present invention; meanwhile, for a person skilled in the art, according to the idea of the present invention, there may be variations in the specific embodiments and the application scope, and in summary, the content of the present specification should not be construed as a limitation to the present invention.
Claims (10)
1. The utility model provides a novel GPU Carrier integrated circuit board which characterized in that includes:
the GPU Carrier board card is used for bearing N GPUs; wherein N is greater than 1;
the power supply module is connected with the GPU Carrier board card and is used for providing energy sources for the N GPUs on the GPU Carrier board card;
and the controller is connected with the power supply module and used for controlling the power supply module to output a target power-on time sequence corresponding to the power supply voltage of the N GPUs on the GPU Carrier board card.
2. A GPU Carrier board card as claimed in claim 1, wherein the controller is specifically a CPLD or a single chip microcomputer or an FPGA.
3. A GPU Carrier board as defined in claim 1, further comprising:
and the display is connected with the controller and used for displaying the power-on states of the N GPUs.
4. A GPU Carrier board as claimed in claim 3, wherein the display is specifically an indicator light.
5. A GPU Carrier board as defined in claim 1, further comprising:
and the FRU is connected with the controller and is used for storing the attribute information of the N GPUs.
6. A GPU Carrier board card according to claim 4, further comprising:
and the I2C Switch chip is connected with the FRU and used for switching the communication link of the FRU.
7. A GPU Carrier board as defined in claim 1, further comprising:
the QSFP-DD connector is connected with the target GPU and used for leading out a communication signal of the target GPU; the target GPU is any one of the N GPUs.
8. A GPU Carrier card as defined in claim 7, further comprising:
and the testing device is connected with the target GPU and used for testing the attribute performance of the target GPU.
9. A GPU Carrier board card according to claim 8, characterized in that the test means is specifically a Link Config pull-down resistor.
10. A GPU Carrier card as recited in any of claims 1-9, further comprising:
and the high-density connector is connected with the N GPUs and is used for connecting the communication signals of the N GPUs to the target PCIE expansion board.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910893943.4A CN110618744A (en) | 2019-09-20 | 2019-09-20 | Novel GPU Carrier board card |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910893943.4A CN110618744A (en) | 2019-09-20 | 2019-09-20 | Novel GPU Carrier board card |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110618744A true CN110618744A (en) | 2019-12-27 |
Family
ID=68923773
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910893943.4A Pending CN110618744A (en) | 2019-09-20 | 2019-09-20 | Novel GPU Carrier board card |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110618744A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111338453A (en) * | 2020-02-16 | 2020-06-26 | 苏州浪潮智能科技有限公司 | Compatible single-chip GPU (graphics processing Unit), and power supply device and method for two GPUs |
| CN113268356A (en) * | 2021-07-20 | 2021-08-17 | 西安芯瞳半导体技术有限公司 | LINUX system-based multi-GPU board card bounding system, method and medium |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103795953A (en) * | 2013-12-27 | 2014-05-14 | 天津三星电子有限公司 | Display interface card and display system |
| CN109324676A (en) * | 2018-09-18 | 2019-02-12 | 郑州云海信息技术有限公司 | A kind of method and electric controller of power supply circuit control |
| CN109408445A (en) * | 2018-11-01 | 2019-03-01 | 郑州云海信息技术有限公司 | A kind of graphics processor board |
| CN209265436U (en) * | 2019-02-27 | 2019-08-16 | 苏州浪潮智能科技有限公司 | A kind of double GPU boards |
-
2019
- 2019-09-20 CN CN201910893943.4A patent/CN110618744A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103795953A (en) * | 2013-12-27 | 2014-05-14 | 天津三星电子有限公司 | Display interface card and display system |
| CN109324676A (en) * | 2018-09-18 | 2019-02-12 | 郑州云海信息技术有限公司 | A kind of method and electric controller of power supply circuit control |
| CN109408445A (en) * | 2018-11-01 | 2019-03-01 | 郑州云海信息技术有限公司 | A kind of graphics processor board |
| CN209265436U (en) * | 2019-02-27 | 2019-08-16 | 苏州浪潮智能科技有限公司 | A kind of double GPU boards |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111338453A (en) * | 2020-02-16 | 2020-06-26 | 苏州浪潮智能科技有限公司 | Compatible single-chip GPU (graphics processing Unit), and power supply device and method for two GPUs |
| CN111338453B (en) * | 2020-02-16 | 2021-10-08 | 苏州浪潮智能科技有限公司 | Compatible single-chip GPU (graphics processing Unit), and power supply device and method for two GPUs |
| CN113268356A (en) * | 2021-07-20 | 2021-08-17 | 西安芯瞳半导体技术有限公司 | LINUX system-based multi-GPU board card bounding system, method and medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110618744A (en) | Novel GPU Carrier board card | |
| CN102117237A (en) | Test device for motherboard startup and shutdown | |
| US20170060214A1 (en) | Indication system and electronic device utilizing the same | |
| CN100407511C (en) | Method for preventing veneer misplug and its realizing apparatus | |
| CN104571294A (en) | Server system | |
| CN103123799A (en) | Rate indication circuit, rigid disk backboard and electronic device | |
| CN209044993U (en) | Single-chip microcontroller insertion slot type expansion board and multimode external member for computer programming teaching | |
| CN114003100A (en) | Switching device of server fan connector and application method | |
| CN104349528B (en) | LED status display system | |
| CN102339582A (en) | Indicator light control device | |
| CN101813733A (en) | MSP85 mode panel-selecting driving tester | |
| US20140223236A1 (en) | Device for testing a graphics card | |
| CN1636171B (en) | General-purpose functional circuit and general-purpose unit for programmable controller | |
| CN109408151B (en) | Automatic switching device and switching method for configuration mode of field programmable gate array | |
| CN105180383A (en) | Communication mode control method and system and air conditioner debugging device | |
| CN205405841U (en) | A inputoutput unit for fire alarm system | |
| CN217739841U (en) | Embedded artificial intelligence computer motherboard | |
| CN105425917A (en) | Miniature server | |
| CN108897710A (en) | A kind of system of automatic switchover system management bus | |
| CN108415866A (en) | Intelligent platform management controller | |
| CN211697884U (en) | Multifunctional serial port screen testing device and cascade testing device | |
| CN209029000U (en) | Engineering machinery display screen, engineering machinery and project monitor and control system | |
| CN112560371B (en) | Mainboard, onboard power supply and electronic equipment | |
| CN217279309U (en) | High-speed network card | |
| CN209946883U (en) | Improved hardware modularization circuit device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20191227 |