CN109922572A - A kind of μ LED current pattern pixel drive circuit system - Google Patents
A kind of μ LED current pattern pixel drive circuit system Download PDFInfo
- Publication number
- CN109922572A CN109922572A CN201910278958.XA CN201910278958A CN109922572A CN 109922572 A CN109922572 A CN 109922572A CN 201910278958 A CN201910278958 A CN 201910278958A CN 109922572 A CN109922572 A CN 109922572A
- Authority
- CN
- China
- Prior art keywords
- mos transistor
- current
- mos
- mos tube
- tube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Control Of El Displays (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
本发明提供了一种μLED电流模式像素驱动电路系统，包括：参考电流产生电路、像素电流驱动单元、8位SRAM单元、计数器和比较器。像素电流驱动单元包括级联电流镜电路和开关控制管；级联电流镜电路与参考电流产生电路的电流保持相同。比较器将8位SRAM单元存储的数据与计数器的数据相比较，将8位像素灰度信号转换为PWM信号，通过PWM信号来控制开关控制管，从而实现PWM电流控制μLED的亮度。本发明可以将参考电流产生电路的恒定电流精确复制到级联电流镜电路，并且通过比较器产生的PWM信号来控制开关控制管的通断时间，从而实现了电流的脉冲调制，改善了传统电压控制电路引起的显示器显示亮度控制难度增加和显示不均匀的问题，能够获得更好的显示效果和对比度。
The invention provides a μLED current mode pixel driving circuit system, which includes: a reference current generating circuit, a pixel current driving unit, an 8-bit SRAM unit, a counter and a comparator. The pixel current driving unit includes a cascaded current mirror circuit and a switch control tube; the currents of the cascaded current mirror circuit and the reference current generating circuit are kept the same. The comparator compares the data stored in the 8-bit SRAM unit with the data of the counter, converts the 8-bit pixel grayscale signal into a PWM signal, and controls the switch control tube through the PWM signal, thereby realizing the PWM current to control the brightness of the μLED. The invention can accurately copy the constant current of the reference current generation circuit to the cascaded current mirror circuit, and control the on-off time of the switch control tube through the PWM signal generated by the comparator, thereby realizing the pulse modulation of the current and improving the traditional voltage The display brightness control difficulty and uneven display caused by the control circuit are increased, and better display effect and contrast ratio can be obtained.
Description
Technical Field
The invention relates to the technical field of driving circuits, in particular to a mu LED current mode pixel driving circuit system.
Background
The LED driving power supply is a power converter that converts a power supply into a specific voltage current to drive the LED to emit light. The output of the LED driving power supply is mostly a constant current source that can vary in voltage as the LED forward voltage drop value varies. Two driving modes exist, one is that one constant voltage source supplies a plurality of constant current sources, and each constant current source independently supplies power to each path of LED. The combination mode is flexible, and when one LED fails, the work of other LEDs is not influenced.
The driving method includes constant current type, voltage stabilization type, pulse driving and the like. The current output by the constant current driving circuit is constant, the output direct current voltage changes within a certain range along with the difference of the load resistance value, the load resistance value is small, the output voltage is low, the load resistance value is large, and the output voltage is high; it is desirable that the constant current driving circuit drives the LED. The voltage stabilizing drive is characterized in that after various parameters in the voltage stabilizing circuit are determined, the output voltage is fixed, and the output current changes along with the increase and decrease of the load. Pulsed driving, many LED applications require dimming functions such as LED backlighting or building lighting dimming. The dimming function can be realized by adjusting the brightness and contrast of the LED. Reducing the device current may allow for the LED to be dimmed, but operating the LED below its rated current can have many undesirable consequences, such as color drift. An alternative to simple current regulation is to integrate a Pulse Width Modulation (PWM) controller in the LED driver. The PWM signal is not used directly to control the LED, but rather to control a switch, such as a MOSFET, to provide the desired current to the LED. PWM controllers typically operate at a fixed frequency and the pulse width is adjusted to match the desired duty cycle. Most current LED chips use PWM to control LED lighting, and to ensure that people do not feel noticeable flicker, the frequency of the PWM pulses must be greater than 100 HZ. The main advantage of PWM control is that the dimming current through PWM is more accurate, and the color difference when the LED emits light is reduced to the maximum extent.
Based on the above driving modes, it is desirable to use constant current driving according to the characteristics of the current and voltage of the LED, which can avoid the current variation caused by the change of the forward voltage of the LED, and the constant current makes the brightness of the LED more stable.
However, in the conventional LED adopting a constant current control mode, the adopted constant current is usually directly connected to the LED, so that the current inevitably fluctuates and even fluctuates greatly during the operation of the LED, which causes the display brightness of the display to be difficult to control and uneven.
Disclosure of Invention
In order to overcome the above problems, the present invention aims to provide a μ LED current mode pixel driving circuit system, which realizes a constant current of a driving circuit and accurately controls the on/off of the driving circuit through a PWM signal.
To achieve the above object, the present invention provides a μ LED current mode pixel driving circuit system, comprising: the pixel current driving circuit comprises a reference current generating circuit, a pixel current driving unit, a counter, an 8-bit SRAM unit and a comparator;
a reference current generating circuit for generating a reference current;
the pixel current driving unit comprises a cascade current mirror circuit and a switch control tube; the cascade current mirror circuit is used as a mirror branch of the reference current generating circuit and keeps the same current as the reference current generating circuit; the reference current generating circuit is a constant current circuit;
the comparator compares the data stored in the 8-bit SRAM cell with the signal data of the counter and converts the 8-bit pixel gradation information data into a PWM signal; the PWM signal controls the on-off time of the switch control tube.
Preferably, the cascaded current mirror circuit specifically includes: the zero MOS tube, the first MOS tube and the second MOS tube are connected in series, wherein the zero MOS tube is connected with a power supply, the second MOS tube is connected with the mu LED, and the first MOS tube is clamped between the zero MOS tube and the second MOS tube; and the grid end of the first MOS tube is connected with the SRAM unit.
In some embodiments, the counter employs a RAMP generator, the PWM signal being output through a 1-bit SRAM outputter; wherein,
one end of the 8-bit SRAM unit is connected with the comparator, and the other end of the 8-bit SRAM unit is connected with the image signal end;
the RAMP generator is connected with the comparator;
the comparator receives and compares a frame signal from the 8-bit SRAM cell and a RAMP signal of the RAMP generator; when the frame signal is the same as the ramp signal, sending a 1-bit PWM signal to a 1-bit SRAM output device;
the 1-bit SRAM output device is connected with the comparator, receives a 1-bit PWM signal from the comparator and sends the signal to the gate end of the first MOS tube;
and after the grid end of the first MOS tube receives a signal from the 1bit SRAM, the first MOS tube is switched on or switched off.
In some embodiments, the reference current generating circuit specifically includes: the third MOS tube, the fourth MOS tube and the fifth MOS tube are connected in series; the fifth MOS tube is connected with a power supply, the third MOS tube is connected with a reference current, and the fourth MOS tube is grounded; the fourth MOS tube is clamped between the third MOS tube and the fifth MOS tube; the grid end of the third MOS tube is connected with the grid end of the second MOS tube; and the grid end of the fifth MOS tube is connected with the grid end of the zero MOS tube.
In some embodiments, the zeroth MOS transistor, the first MOS transistor, the second MOS transistor, the fifth MOS transistor, the fourth MOS transistor, and the third MOS transistor are all the same type of MOS transistor.
In some embodiments, the zeroth MOS transistor, the first MOS transistor, the second MOS transistor, the fifth MOS transistor, the fourth MOS transistor, and the third MOS transistor are PMOS transistors.
In some embodiments, the third MOS transistor is further connected to a reference current source; one end of the reference current source is grounded, and the other end of the reference current source is connected with the grid end and the source end of the third MOS tube.
In some embodiments, the gate terminal of the fifth MOS transistor is connected to the drain terminal of the fourth MOS transistor.
In some embodiments, the drain terminal of the zeroth MOS transistor is connected to the power supply, the source terminal of the zeroth MOS transistor is connected to the drain terminal of the first MOS transistor, the source terminal of the first MOS transistor is connected to the drain terminal of the second MOS transistor, and the source terminal of the second MOS transistor is connected to the μ LED.
In some embodiments, the drain terminal of the fifth MOS transistor is connected to the power supply, the source terminal of the fifth MOS transistor is connected to the drain terminal of the fourth MOS transistor, and the drain terminal of the fourth MOS transistor is connected to the source terminal of the third MOS transistor.
In some embodiments, the reference current generating circuit is located outside the pixel and the cascaded current mirror circuit is located within the pixel.
In some embodiments, the reference current generating circuit is one, the cascaded current mirror circuit is a plurality of cascaded current mirror circuits, and the plurality of cascaded current mirror circuits are connected with the μ LED array.
The mu LED current mode pixel driving circuit system can accurately copy the constant current of the reference current generating circuit to the cascade current mirror circuit, and control the on-off time of the switch control tube through the PWM signal generated by the comparator, thereby realizing the pulse modulation of the current, improving the problems of the display brightness control difficulty increase and the display unevenness caused by the traditional voltage control circuit, and obtaining better display effect and contrast.
Drawings
FIG. 1 is a schematic diagram of a μ LED current mode pixel driving circuit system according to an embodiment of the present invention
Detailed Description
In order to make the contents of the present invention more comprehensible, the present invention is further described below with reference to the accompanying drawings. The invention is of course not limited to this particular embodiment, and general alternatives known to those skilled in the art are also covered by the scope of the invention.
The mu LED current mode pixel driving circuit system of the invention comprises: the method comprises the following steps: the pixel current driving circuit includes a reference current generating circuit, a pixel current driving unit, a counter, an 8-bit SRAM cell, and a comparator. The reference current generating circuit is used for generating a reference current; the pixel current and driving unit comprises a cascade current mirror circuit and a switch control tube. The cascade current mirror circuit is used as a mirror branch of the reference current generating circuit, keeps the same with the current of the reference current generating circuit, and is a constant current circuit; the comparator compares the data stored in the 8-bit SRAM cell with the signal data of the counter and converts the 8-bit pixel gradation information data into a PWM signal; the PWM signal controls the on-off time of the switch control tube. The cascade current mirror circuit can accurately copy the constant current of the reference current circuit, and the on-off time of the switch control tube is controlled by the PWM signal generated by the comparator, so that the brightness of the mu LED is controlled by the PWM current.
The invention is described in further detail below with reference to fig. 1 and the specific examples. It should be noted that the drawings are in a simplified form and are not to precise scale, and are only used for conveniently and clearly achieving the purpose of assisting in describing the embodiment.
Referring to fig. 1, a reference current generating circuit (left side of fig. 1) and a cascaded current mirror circuit (right side of fig. 1) are shown along the dotted line. Specifically, the reference current generating circuit specifically includes: the third MOS transistor M3, the fourth MOS transistor M4 and the fifth MOS transistor M5 are connected in series; the cascaded current mirror circuit specifically includes: a zeroth MOS transistor M0, a first MOS transistor M1 and a second MOS transistor M2 (switch control transistor) which are connected in series with each other. On both sides of the dotted line, the reference current generating circuit and the cascaded current mirror circuit are symmetrically distributed, that is, the fifth MOS transistor M5 corresponds to the zeroth MOS transistor M0, the third MOS transistor M3 corresponds to the second MOS transistor M2, and the fourth MOS transistor M4 corresponds to the first MOS transistor M1, thereby forming the cascaded circuit.
Here, the fifth MOS transistor M5 is connected to the power supply VDDP, the third MOS transistor M3 is connected to the reference current, and the fourth MOS transistor M4 is connected to the ground; the fourth MOS transistor M4 is sandwiched between the third MOS transistor M3 and the fifth MOS transistor M5; the gate end of the third MOS transistor M3 is connected with the gate end of the second MOS transistor M2; the gate terminal of the fifth MOS transistor M5 is connected to the gate terminal of the zero MOS transistor M0. Here, the third MOS transistor M3 is further connected to a reference current source IREF; one end of the reference current source IREF is grounded, and the other end is connected to the gate terminal and the source terminal of the third MOS transistor M3. The gate terminal of the fifth MOS transistor M5 is connected to the drain terminal of the fourth MOS transistor M4. The drain terminal of the fifth MOS transistor M5 is connected to the power supply VDDP, the source terminal of the fifth MOS transistor M5 is connected to the drain terminal of the fourth MOS transistor M4, and the drain terminal of the fourth MOS transistor M4 is connected to the source terminal of the third MOS transistor M3.
Correspondingly, the zeroth MOS transistor M0 is connected with a power supply VDDP, the second MOS transistor M2 is connected with the mu LED, and the first MOS transistor M1 is clamped between the zeroth MOS transistor M0 and the second MOS transistor M2; the gate of the first MOS transistor M1 is connected to the SRAM cell. The drain terminal of the zeroth MOS transistor M0 is connected with a power supply VDDP, the source terminal of the zeroth MOS transistor M0 is connected with the drain terminal of the first MOS transistor M1, the source terminal of the first MOS transistor M1 is connected with the drain terminal of the second MOS transistor M2, and the source terminal of the second MOS transistor M2 is connected with a mu LED.
Here, the zeroth MOS transistor M0, the first MOS transistor M1, the second MOS transistor M2, the fifth MOS transistor M5, the fourth MOS transistor M4, and the third MOS transistor M3 are all the same type of MOS transistor, such as the PMOS transistor shown in fig. 1.
Next, please refer to fig. 1 again, specifically referring to the 8-bit SRAM cell 201, the counter 202 and the comparator 203 of the present embodiment. 8-bit SRAM unit 201, RAMP generator (counter 202), comparator 203, 1-bit SRAM follower 204. One end of the 8-bit SRAM cell 201 is connected with the comparator 203, and the other end is connected with the image signal end.
The RAMP generator (counter 202) is connected with the comparator 203; the comparator 203 receives and compares the frame signal from the 8-bit SRAM cell 201 and the RAMP signal of the RAMP generator (counter 202); when the frame signal is the same as the ramp signal, a 1-bit PWM signal is sent to the 1-bit SRAM output device 204; the 1-bit SRAM output 204 is connected to the comparator 203, receives the 1-bit PWM signal from the comparator 203, and sends the signal to the gate terminal of the first MOS transistor M1.
After the gate terminal of the first MOS transistor M1 receives a signal from the 1-bit SRAM, the first MOS transistor M1 is turned on or off.
As shown in fig. 1, in the relative positions of the reference current generation circuit and the cascaded current mirror circuit, the reference current generation circuit is located outside the pixel, and the cascaded current mirror circuit is located inside the pixel.
In addition, in other embodiments of the present invention, there is one reference current generating circuit, there are multiple cascaded current mirror circuits, and the multiple cascaded current mirror circuits are connected to the μ LED array, for example, each circuit is connected to a pixel.
In summary, the present invention can accurately copy the constant current of the reference current generating circuit to the cascade current mirror circuit, and control the on-off time of the switch control tube through the PWM signal generated by the comparator, thereby realizing the pulse modulation of the current, improving the problems of the display brightness control difficulty increase and the display non-uniformity caused by the traditional voltage control circuit, and obtaining better display effect and contrast.
Although the present invention has been described with reference to preferred embodiments, which are illustrated for the purpose of illustration only and not for the purpose of limitation, it will be apparent to those skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope of the invention as defined in the appended claims.
Claims (12)
1. A μ LED current mode pixel drive circuitry, comprising: the pixel current driving circuit comprises a reference current generating circuit, a pixel current driving unit, a counter, an 8-bit SRAM unit and a comparator;
a reference current generating circuit for generating a reference current;
the pixel current driving unit comprises a cascade current mirror circuit and a switch control tube; the cascade current mirror circuit is used as a mirror branch of the reference current generating circuit and keeps the same current as the reference current generating circuit; the reference current generating circuit is a constant current circuit;
the comparator compares the data stored in the 8-bit SRAM cell with the signal data of the counter and converts the 8-bit pixel gradation information data into a PWM signal; the PWM signal controls the on-off time of the switch control tube.
2. The μ LED current mode pixel drive circuitry according to claim 1, wherein the cascaded current mirror circuitry specifically comprises: the zero MOS tube, the first MOS tube and the second MOS tube are connected in series, wherein the zero MOS tube is connected with a power supply, the second MOS tube is connected with the mu LED, and the first MOS tube is clamped between the zero MOS tube and the second MOS tube; and the grid end of the first MOS tube is connected with the SRAM unit.
3. The μ LED current mode pixel drive circuitry according to claim 1, wherein said counter employs a RAMP generator, said PWM signal being output through a 1bit SRAM follower; wherein,
one end of the 8-bit SRAM unit is connected with the comparator, and the other end of the 8-bit SRAM unit is connected with the image signal end;
the RAMP generator is connected with the comparator;
the comparator receives and compares a frame signal from the 8-bit SRAM cell and a RAMP signal of the RAMP generator; when the frame signal is the same as the ramp signal, sending a 1-bit PWM signal to a 1-bit SRAM output device;
the 1-bit SRAM output device is connected with the comparator, receives a 1-bit PWM signal from the comparator and sends the signal to the gate end of the first MOS tube;
and after the grid end of the first MOS tube receives a signal from the 1bit SRAM, the first MOS tube is switched on or switched off.
4. The μ LED current mode pixel driving circuitry according to claim 2, wherein the reference current generating circuit comprises in particular: the third MOS tube, the fourth MOS tube and the fifth MOS tube are connected in series; the fifth MOS tube is connected with a power supply, the third MOS tube is connected with a reference current, and the fourth MOS tube is grounded; the fourth MOS tube is clamped between the third MOS tube and the fifth MOS tube; the grid end of the third MOS tube is connected with the grid end of the second MOS tube; and the grid end of the fifth MOS tube is connected with the grid end of the zero MOS tube.
5. The μ LED current-mode pixel driving circuit system according to claim 4, wherein a zeroth MOS transistor, the first MOS transistor, the second MOS transistor, the fifth MOS transistor, the fourth MOS transistor, and the third MOS transistor are all the same type MOS transistor.
6. The μ LED current-mode pixel driving circuit system according to claim 5, wherein a zeroth MOS transistor, the first MOS transistor, the second MOS transistor, the fifth MOS transistor, the fourth MOS transistor, and the third MOS transistor are all PMOS transistors.
7. The μ LED current mode pixel driving circuitry according to claim 4, wherein said third MOS transistor is further connected to a reference current source; one end of the reference current source is grounded, and the other end of the reference current source is connected with the grid end and the source end of the third MOS tube.
8. The μ LED current-mode pixel driving circuitry according to claim 6, wherein the gate terminal of the fifth MOS transistor is connected to the drain terminal of the fourth MOS transistor.
9. The μ LED current-mode pixel driving circuit system according to claim 6, wherein a drain terminal of the zeroth MOS transistor is connected to a power supply, a source terminal of the zeroth MOS transistor is connected to a drain terminal of the first MOS transistor, a source terminal of the first MOS transistor is connected to a drain terminal of the second MOS transistor, and a source terminal of the second MOS transistor is connected to the μ LED.
10. The μ LED current-mode pixel driving circuit system according to claim 6, wherein a drain terminal of the fifth MOS transistor is connected to a power supply, a source terminal of the fifth MOS transistor is connected to a drain terminal of the fourth MOS transistor, and a drain terminal of the fourth MOS transistor is connected to a source terminal of the third MOS transistor.
11. The μ LED current mode pixel drive circuitry according to claim 1, wherein the reference current generating circuit is located outside the pixel and the cascaded current mirror circuit is located within the pixel.
12. The μ LED current mode pixel driving circuitry according to claim 1, wherein the reference current generating circuit is one, the cascaded current mirror circuits are plural, and the plural cascaded current mirror circuits are connected to the μ LED array.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910278958.XA CN109922572B (en) | 2019-04-09 | 2019-04-09 | A μLED current mode pixel driving circuit system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910278958.XA CN109922572B (en) | 2019-04-09 | 2019-04-09 | A μLED current mode pixel driving circuit system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109922572A true CN109922572A (en) | 2019-06-21 |
| CN109922572B CN109922572B (en) | 2025-09-05 |
Family
ID=66968946
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910278958.XA Active CN109922572B (en) | 2019-04-09 | 2019-04-09 | A μLED current mode pixel driving circuit system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109922572B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113554975A (en) * | 2020-04-03 | 2021-10-26 | 三星显示有限公司 | Display panel, pixel circuit and display device |
| WO2022156079A1 (en) * | 2021-01-22 | 2022-07-28 | 中国科学院微电子研究所 | μLED UNIT LIGHT-EMITTING CIRCUIT, LIGHT EMISSION CONTROL METHOD THEREFOR, AND DISPLAY APPARATUS |
| WO2024026602A1 (en) * | 2022-08-01 | 2024-02-08 | Jade Bird Display (shanghai) Limited | Led driving system and method |
| WO2024124545A1 (en) * | 2022-12-16 | 2024-06-20 | Jade Bird Display (shanghai) Limited | Micro display pixel driver controller |
| WO2026026621A1 (en) * | 2024-08-02 | 2026-02-05 | 甬江实验室 | Micro light-emitting diode driving substrate, preparation method and display apparatus |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040061672A1 (en) * | 2002-09-27 | 2004-04-01 | Rich Page | Method and apparatus for driving light emitting polymer displays |
| JP2009123456A (en) * | 2007-11-14 | 2009-06-04 | Mitachi Sangyo Kk | Light emitting module and display device |
| CN107291133A (en) * | 2017-06-15 | 2017-10-24 | 深圳市德赛微电子技术有限公司 | Negative voltage comparator circuit |
| CN210112328U (en) * | 2019-04-09 | 2020-02-21 | 上海显耀显示科技有限公司 | A μLED current mode pixel drive circuit system |
-
2019
- 2019-04-09 CN CN201910278958.XA patent/CN109922572B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040061672A1 (en) * | 2002-09-27 | 2004-04-01 | Rich Page | Method and apparatus for driving light emitting polymer displays |
| JP2009123456A (en) * | 2007-11-14 | 2009-06-04 | Mitachi Sangyo Kk | Light emitting module and display device |
| CN107291133A (en) * | 2017-06-15 | 2017-10-24 | 深圳市德赛微电子技术有限公司 | Negative voltage comparator circuit |
| CN210112328U (en) * | 2019-04-09 | 2020-02-21 | 上海显耀显示科技有限公司 | A μLED current mode pixel drive circuit system |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113554975A (en) * | 2020-04-03 | 2021-10-26 | 三星显示有限公司 | Display panel, pixel circuit and display device |
| CN113554975B (en) * | 2020-04-03 | 2025-05-30 | 三星显示有限公司 | Display panel, pixel circuit and display device |
| WO2022156079A1 (en) * | 2021-01-22 | 2022-07-28 | 中国科学院微电子研究所 | μLED UNIT LIGHT-EMITTING CIRCUIT, LIGHT EMISSION CONTROL METHOD THEREFOR, AND DISPLAY APPARATUS |
| WO2024026602A1 (en) * | 2022-08-01 | 2024-02-08 | Jade Bird Display (shanghai) Limited | Led driving system and method |
| WO2024124545A1 (en) * | 2022-12-16 | 2024-06-20 | Jade Bird Display (shanghai) Limited | Micro display pixel driver controller |
| US12361867B2 (en) | 2022-12-16 | 2025-07-15 | Jade Bird Display (shanghai) Limited | Micro display pixel driver controller |
| WO2026026621A1 (en) * | 2024-08-02 | 2026-02-05 | 甬江实验室 | Micro light-emitting diode driving substrate, preparation method and display apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109922572B (en) | 2025-09-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109922572B (en) | A μLED current mode pixel driving circuit system | |
| CN101681599B (en) | Driver circuit for driving multiple light sources arranged in series configuration | |
| US8289305B2 (en) | Backlight unit, liquid crystal display device having the same and control method thereof | |
| US7903082B2 (en) | Control device and control method, and planar light source and control method of planar light source | |
| US9603220B2 (en) | LED driver apparatus | |
| CN104753349B (en) | Supply unit and the display device including the supply unit | |
| US9390647B2 (en) | Pulse width correction for LED display driver | |
| KR20140001002A (en) | LED driving apparatus, LED driving method and computer readable recording medium | |
| TWI849655B (en) | Display driver circuit for controlling led panel | |
| KR100628721B1 (en) | Display device and control method | |
| US7755297B2 (en) | Display apparatus and control method thereof | |
| US10043437B2 (en) | Display device and method for driving backlight thereof | |
| CN110944424B (en) | Light-emitting diode driving circuit with brightness control and driving method thereof | |
| CN110189712B (en) | Backlight module driving circuit, display device and control method | |
| KR100661661B1 (en) | Display device and control method | |
| JP5482617B2 (en) | LED drive voltage supply circuit and LED device | |
| CN210112328U (en) | A μLED current mode pixel drive circuit system | |
| US10334671B1 (en) | Backlight device and dimming control method thereof | |
| US10283058B2 (en) | Display device and driving method thereof | |
| US8866395B2 (en) | Display apparatus using a backlight | |
| KR101675853B1 (en) | Backlight unit | |
| KR102303735B1 (en) | Backlight driving circuit and liquid crystal display device having the same | |
| CN109584789B (en) | LED drive circuit and light emitting circuit | |
| KR20100065673A (en) | Light emitting diode driver for backlight unit | |
| JP5149458B1 (en) | LED lighting device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address | ||
| CP03 | Change of name, title or address |
Address after: 201306 Shanghai Pudong New Area China Free Trade Zone Lingang New Area Ocean Road 99, No. 11, 13 7th Floor Patentee after: Shanghai Xianyao Display Technology Co., Ltd. Country or region after: China Address before: No.1889, Hongyin Road, Pudong New Area, Shanghai 200013 Patentee before: SHANGHAI XIANYAO DISPLAY TECHNOLOGY Co.,Ltd. Country or region before: China |