CN109359073A - A kind of communication between devices method and apparatus topological structure based on spi bus - Google Patents
A kind of communication between devices method and apparatus topological structure based on spi bus Download PDFInfo
- Publication number
- CN109359073A CN109359073A CN201811086477.0A CN201811086477A CN109359073A CN 109359073 A CN109359073 A CN 109359073A CN 201811086477 A CN201811086477 A CN 201811086477A CN 109359073 A CN109359073 A CN 109359073A
- Authority
- CN
- China
- Prior art keywords
- equipment
- data
- address
- local address
- main equipment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- Information Transfer Systems (AREA)
- Small-Scale Networks (AREA)
Abstract
Present invention discloses a kind of communication between devices method and apparatus topological structure based on spi bus, method include using SCLK signal line, MOSI signal wire and MISO signal wire by main equipment and several be sequentially connected in series from equipment；Respectively local address is arranged from equipment in main equipment control；Read or when write-in data, main equipment send the instruction comprising address information and data information to it is all from the device, judge whether address information matches with local address from equipment, if matching, reading data or write-in are then executed, otherwise, data information is parsed from equipment and is in bypass condition.The present invention realizes the read-write from equipment fixed sum data really in such a way that device address addresses, make main equipment that can access any one in one cycle from equipment by bypass technology simultaneously, and it can be accessed by broadcast mode in synchronization all from equipment, chip selection signal line is eliminated, reducing while wiring space occupies ensure that access speed.
Description
Technical field
The present invention relates to a kind of fields of communication technology, more particularly, to a kind of communication between devices method based on spi bus
And device topology.
Background technique
SPI (Serial Peripheral Interface, serial peripheral structure) is a kind of high speed, full duplex, synchronous string
Row communication bus.SPI is the serial interface protocol communicated using 4 signal wires, including master/slave both of which, usually
One main equipment and one or more from equipment, wherein 4 signal wires be respectively SCLK signal line (serial clock signal line),
MOSI signal wire (main equipment data output, from device data input signal cable), MISO signal wire (input of main equipment data, from
Device data output signal line) and CS signal wire (chip selection signal line).
Spi bus only takes up four lines on the pin of chip, when main equipment is connected with one from equipment, although can
The pin of chip has been saved, and has saved pcb board space in wiring.But with increasing from equipment, signal wire is more and more, and
And every increase by one is both needed to increase a CS signal wire from equipment, increases wiring space, improves cost.
Summary of the invention
It is an object of the invention to overcome the deficiencies of existing technologies, provide it is a kind of reduce wiring space occupancy based on
The communication between devices method and apparatus topological structure of spi bus.
To achieve the above object, the following technical solutions are proposed: a kind of communication between devices side based on spi bus by the present invention
Method includes the following steps:
Main equipment is sequentially connected in series with several from equipment by step S1 using spi bus, and the spi bus includes
SCLK signal line, MOSI signal wire and MISO signal wire；
Respectively local address is arranged from equipment in step S2, main equipment control；
From data are read from equipment or data are written to from equipment in step S3, main equipment, and main equipment is sent to be believed comprising address
Breath and data information instruction to it is all from the device；
Step S4 judges whether the address information matches with local address from equipment, if matching, thens follow the steps S5,
Otherwise, the data information from equipment parsing described instruction, and it is at bypass condition；
Step S5 send into main equipment from equipment reading Data Concurrent or data is written from equipment.
Preferably, in step s 2, include the following steps: from equipment setting local address
S201, main equipment send setting ontology address command extremely from equipment；
S202, a non-zero values to be received such as when receiving setting local address order from equipment are and non-by this
Zero value is sent to next stage from the device as local address, while after non-zero values are added one.
Preferably, described persistently to send zero when not receiving non-zero values from equipment to next stage from the device.
Present invention further teaches a kind of device topology based on spi bus, including main equipment and several from equipment,
The main equipment and several be sequentially connected in series from equipment by spi bus, the spi bus only include SCLK signal line,
MOSI signal wire and MISO signal wire.
Preferably, it each is equipped with a local address from equipment, the main equipment is by sending setting local address order
To local address is arranged from the device.
Preferably, each it is connected from equipment with an ancillary equipment, is each configured as main equipment from equipment and is set with auxiliary
SPI bridge between standby.
Preferably, when the SPI bridge function from equipment is non-enabled, the address information that will be received from equipment is directly sent out
It send to next stage from the device.
The beneficial effects of the present invention are:
Communication between devices method and apparatus topological structure of the present invention based on spi bus, only with SCLK signal
Line, MOSI signal wire and MISO signal wire by main equipment and several be sequentially connected in series from equipment, and sought by device address
The mode of location realizes the read-write from equipment fixed sum data really, while alloing main equipment in a cycle by bypass technology
Any one in link is inside accessed from equipment, and can be accessed and all be eliminated from equipment in synchronization by broadcast mode
Chip selection signal line, reducing while wiring space occupies ensure that access speed.
Detailed description of the invention
Fig. 1 is communication between devices method flow diagram schematic diagram of the invention；
Fig. 2 is structural block diagram schematic diagram of the invention.
Specific embodiment
Below in conjunction with attached drawing of the invention, clear, complete description is carried out to the technical solution of the embodiment of the present invention.
A kind of disclosed communication between devices method and apparatus topological structure based on spi bus, only with
SCLK (Serial Clock, serial clock) signal wire, (Master Output/Slave Input, main equipment data are defeated by MOSI
Out, inputted from device data) signal wire and MISO (Master Input/Slave Output, main equipment data input, from setting
Standby data export) signal wire by main equipment and several be sequentially connected in series from equipment, and in such a way that device address addresses
The read-write from equipment fixed sum data really is realized, eliminates chip selection signal line, and then reduce the occupancy of wiring space.
As shown in Figure 1, a kind of communication between devices method based on spi bus, includes the following steps:
Main equipment is sequentially connected in series with several from equipment by step S1 using spi bus, and the spi bus includes
SCLK signal line, MOSI signal wire and MISO signal wire；
Specifically, in order to save wiring space, in the present invention, spi bus only takes up three signals on the pin of chip
Line, respectively SCLK signal line, MOSI signal wire and MISO signal wire, and pass through the SCLK signal line, MOSI signal
Line and MISO signal wire by main equipment and several be sequentially connected in series from equipment, eliminate CS (Chip Select, piece choosing) letter
Number line (i.e. chip selection signal line), avoids the problem that one equipment of every increase also increase accordingly a CS signal wire in the prior art,
And then the space of wiring is saved, save cost.Wherein, SCLK signal line be serial clock signal line, serial clock letter by
Main equipment generates；MOSI signal wire is the output of main device data, from device data input signal cable；MISO signal wire is main equipment
Data input, from device data output signal line.
It is finally connected by above-mentioned spi bus and forms topological structure as shown in Figure 2.Wherein, main equipment and first from
Equipment, first from equipment with second from equipment, and so on, N-1 from equipment and n-th from passing through between equipment
The SCLK signal line, MOSI signal wire are connected with MISO signal wire.
Respectively local address is arranged from equipment in step S2, main equipment control；
Specifically, due to eliminating CS signal wire, when determining from equipment, the present invention is in such a way that device address addresses
Realize the determination from equipment.A device address, hereinafter referred to as local address each are all had from equipment, which can be with
It is configured by main equipment.
For it is each from equipment, local address is set when, main equipment can be that each set from equipment by setting ontology address command
Set a local address, wherein the format of setting local address order is as follows:
0xA0- > n*0x00- > 0xMM, MM are address date.
When receiving setting local address order from equipment, should need to wait for receiving a non-zero values from equipment, and
Using the non-zero values as local address, while being exported to next stage from the device after non-zero values are added one.When from equipment not
When receiving non-zero values, always export zero to next stage from the device.
By taking topological diagram shown in Fig. 2 as an example.When main equipment issue setting local address order after, first from equipment first
The order is received, while waiting and receiving a non-zero values, if the non-zero values received are 2, by the non-zero values 2
As first local address from equipment.At the same time, first from equipment will the non-zero values 2 plus one after output to second from
In equipment, i.e., by 3 outputs to second from the device, second regard non-zero values 3 as local address from equipment, and by non-zero values
It exports after 3 plus one to third from the device, and so on, the non-zero values that n-th is received from equipment are N+1, therefore, N
It is a from the local address of equipment be N+1.When it is implemented, local address is indicated with 16 system numbers.
From data are read from equipment or data are written to from equipment in step S3, main equipment, and main equipment is sent to be believed comprising address
Breath and data information instruction to it is all from the device；
Step S4 judges whether the address information matches with local address from equipment, if matching, thens follow the steps S5,
Otherwise, the data information from equipment parsing described instruction, and it is at bypass condition；
Step S5 send into main equipment from equipment reading Data Concurrent or data is written from equipment.
Specifically, main equipment from it is described from equipment read data when, main equipment has determined that from which reads number from the device
According to, main equipment generate the instruction comprising address information and data information to it is all from the device.Topological structure as shown in Figure 2 is adopted
With the mode of series connection, under default situations, it is in bypass (Bypass) state from equipment, within a clock cycle, is owned
Can receive from equipment to main equipment send instruction, from equipment decision instruction address information and local address whether
Match, if mismatching, continue the data information in analyzing the instruction, and continues to keep bypass condition.When from equipment judge address believe
When breath matches with local address, is not continuing to keep bypass condition from equipment, data should obtained simultaneously from memory from equipment
It sends the data in main equipment.
Similarly, for main equipment to when data are written from equipment, main equipment has determined that which reads data from the device, main
Equipment generates the instruction comprising address information and data information to from the device.Under default situations, bypass is in from equipment
(Bypass) state, it is within a clock cycle, all to can receive the instruction sent to main equipment from equipment, judge from equipment
Whether the address information in instruction matches with local address, if mismatching, continues the data information in analyzing the instruction, and continue
Keep bypass condition.When judging that address information and local address match from equipment, do not continuing to keep bypass shape from equipment
State, should write data into from equipment.
In the present embodiment, when being in bypass condition from equipment, the instruction received from equipment is transferred directly to down
One from equipment.
When it is implemented, the transmittable data read from the device that such as give an order of main equipment:
0xAF- > local address- > register address- > register data, wherein local
Address is the local address of the slave equipment of data to be read, i.e. address information；Register address is to deposit in memory
Store up the address of data to be read；Register data is data to be read, i.e. data information.
Similarly, main equipment is transmittable such as issues orders to data are written from the device:
0xAF- > local address- > register address- > register data, wherein local
Address is the local address of the slave equipment of data to be written, i.e. address information；Register address is that storage is to be written
The storage address of data；Register data is data to be written, i.e. data information.
As shown in Fig. 2, present invention further teaches a kind of device topologies based on spi bus, if including main equipment and
Dry from equipment, the main equipment and several be sequentially connected in series from equipment by spi bus, wherein spi bus includes
SCLK signal line, MOSI signal wire and MISO signal wire.
Specifically, spi bus only takes up three signal wires, respectively SCLK signal line, MOSI letter on the pin of chip
Number line and MISO signal wire, and main equipment and several from equipment by the SCLK signal line, MOSI signal wire and
After MISO signal wire is sequentially connected in series, eliminate CS signal wire, avoid in the prior art one equipment of every increase also accordingly increase
The problem of adding a CS signal wire, and then the space of wiring is saved, save cost.
Further, a device address, hereinafter referred to as local address each are all had from equipment, which can be with
It is configured by such as issuing orders:
0xA0- > n*0x00- > 0xMM, MM are address date.
When receiving setting local address order from equipment, should need to wait for receiving a non-zero values from equipment, and
Using the non-zero values as local address, while being exported to next stage from the device after non-zero values are added one.When from equipment not
When receiving non-zero values, always export zero to next stage from the device.
As shown in Fig. 2, first is firstly received the life from equipment after main equipment issues setting local address order
It enables, while waiting and receiving a non-zero values, if the non-zero values received are 1, regard the non-zero values 1 as first
From the local address of equipment.At the same time, it first will be exported from equipment to second from the device, i.e., after the non-zero values 1 plus one
From the device to second by 2 outputs, second non-zero values 2 are regard as local address from equipment, and will be defeated after non-zero values 2 plus one
Out from the device to third, and so on, the non-zero values that n-th is received from equipment are N, therefore, sheet of the n-th from equipment
Way address is N.When it is implemented, local address is indicated with 16 system numbers.
Further, the present invention carries out the reading from the determination of equipment and data or is write in such a way that device address addresses
Enter.As shown in Fig. 2, main equipment from it is described from equipment read data or to from equipment be written data when, main equipment generate comprising ground
The instruction of location information and data information is sent to from the device.Topological structure as shown in Figure 2 is write from memory by the way of being connected in series
In the case of recognizing, it is in bypass (Bypass) state from equipment, within a clock cycle, all can receive from equipment to master sets
Whether the instruction that preparation is sent matches from the address information in equipment decision instruction with local address, if mismatching, continues to parse
Data information in instruction, and continue to keep bypass condition.When judging that address information and local address match from equipment, from
Equipment is not continuing to keep bypass condition, and the reading or write-in of data should be carried out from equipment.
Further, it each can also individually be communicated from equipment with an ancillary equipment, at this point, each from equipment as master
SPI bridge between equipment and ancillary equipment.It, should be from equipment not to receiving when a certain SPI bridge function from equipment is non-enabled
Address information and local information carry out matching treatment, the address information is directly sent to next stage from the device.
When it is implemented, main equipment can enable a certain SPI bridge function from equipment by such as issuing orders:
0xA5- > local address- > open time, wherein local address is SPI bridge function to be opened
From equipment local address；Open time is the opening time, wherein the opening time is calculated with byte.When local address is 0
When, enable all SPI bridge functions from equipment.When enabled from the SPI bridge function of equipment, main equipment can be connected with this from equipment
Ancillary equipment carry out data interaction.
Technology contents and technical characteristic of the invention have revealed that as above, however those skilled in the art still may base
Make various replacements and modification without departing substantially from spirit of that invention, therefore, the scope of the present invention in teachings of the present invention and announcement
It should be not limited to the revealed content of embodiment, and should include various without departing substantially from replacement and modification of the invention, and be this patent Shen
Please claim covered.
Claims (7)
1. a kind of communication between devices method based on spi bus, which comprises the steps of:
Main equipment is sequentially connected in series with several from equipment by step S1 using spi bus, and the spi bus includes SCLK
Signal wire, MOSI signal wire and MISO signal wire；
Respectively local address is arranged from equipment in step S2, main equipment control；
From data are read from equipment or data are written to from equipment in step S3, main equipment, main equipment send comprising address information and
The instruction of data information to it is all from the device；
Step S4 judges whether the address information matches with local address from equipment, if matching, thens follow the steps S5, otherwise,
The data information from equipment parsing described instruction, and it is in bypass condition；
Step S5 send into main equipment from equipment reading Data Concurrent or data is written from equipment.
2. the method according to claim 1, wherein including such as from equipment setting local address in step s 2
Lower step:
S201, main equipment send setting ontology address command extremely from equipment；
S202, a non-zero values to be received such as when receiving setting local address order from equipment, and by the non-zero
Numerical value is sent to next stage from the device as local address, while after the non-zero values are added one.
3. according to the method described in claim 2, it is characterized in that, described persistently send zero when not receiving non-zero values from equipment
From the device to next stage.
4. a kind of device topology based on spi bus, which is characterized in that described including main equipment with several from equipment
Main equipment and several be sequentially connected in series from equipment by spi bus, the spi bus include SCLK signal line, MOSI letter
Number line and MISO signal wire.
5. device topology according to claim 4, which is characterized in that it each is equipped with a local address from equipment,
The main equipment is by sending setting local address order to local address is arranged from the device.
6. device topology according to claim 4, which is characterized in that each from equipment with an ancillary equipment phase
Even, the SPI bridge being each configured as from equipment between main equipment and ancillary equipment.
7. device topology according to claim 6, which is characterized in that when the SPI bridge function from equipment is non-enabled,
The address information that will be received from equipment is sent directly to next stage from the device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811086477.0A CN109359073B (en) | 2018-09-18 | 2018-09-18 | Inter-device communication method and device based on SPI bus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811086477.0A CN109359073B (en) | 2018-09-18 | 2018-09-18 | Inter-device communication method and device based on SPI bus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109359073A true CN109359073A (en) | 2019-02-19 |
| CN109359073B CN109359073B (en) | 2020-10-20 |
Family
ID=65351181
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811086477.0A Active CN109359073B (en) | 2018-09-18 | 2018-09-18 | Inter-device communication method and device based on SPI bus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109359073B (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110995889A (en) * | 2019-12-30 | 2020-04-10 | 珠海格力电器股份有限公司 | Address allocation system and method |
| CN112003962A (en) * | 2020-08-14 | 2020-11-27 | 迅镭智能（广州）科技有限公司 | Scanning gun base and processing method, device and medium thereof |
| CN112084131A (en) * | 2020-09-11 | 2020-12-15 | 深圳比特微电子科技有限公司 | Computing device and computing system for digital currency |
| CN112965927A (en) * | 2021-03-18 | 2021-06-15 | 深圳市航顺芯片技术研发有限公司 | Signal driving system and method based on SPI equipment |
| CN114002994A (en) * | 2021-12-30 | 2022-02-01 | 菲尼克斯(南京)智能制造技术工程有限公司 | PLC-based system and networking and communication method thereof |
| CN115061961A (en) * | 2022-06-29 | 2022-09-16 | 西安易朴通讯技术有限公司 | SPI-based communication method and device |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050216631A1 (en) * | 2004-03-24 | 2005-09-29 | Analog Devices, Inc. | Serial digital communication system and method |
| CN101067804A (en) * | 2007-05-29 | 2007-11-07 | 山东大学 | A high-speed configurable extended SPI bus and working method thereof |
| CN101146088A (en) * | 2007-10-25 | 2008-03-19 | 中山市晶威电子科技有限公司 | A data bus structure and data transmission method using this structure |
| CN201060487Y (en) * | 2007-05-29 | 2008-05-14 | 山东大学 | High speed configurable extension SPI bus |
| CN102420736A (en) * | 2010-09-27 | 2012-04-18 | 罗伯特·博世有限公司 | Serial ring communication arrangement and corresponding method |
| CN107562666A (en) * | 2017-09-26 | 2018-01-09 | 威创集团股份有限公司 | Method, system and the relevant apparatus of communication between devices based on spi bus |
| CN108255768A (en) * | 2017-12-01 | 2018-07-06 | 广东高云半导体科技股份有限公司 | A kind of link bridge circuit, communication system and method based on I3C |
-
2018
- 2018-09-18 CN CN201811086477.0A patent/CN109359073B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050216631A1 (en) * | 2004-03-24 | 2005-09-29 | Analog Devices, Inc. | Serial digital communication system and method |
| CN101067804A (en) * | 2007-05-29 | 2007-11-07 | 山东大学 | A high-speed configurable extended SPI bus and working method thereof |
| CN201060487Y (en) * | 2007-05-29 | 2008-05-14 | 山东大学 | High speed configurable extension SPI bus |
| CN101146088A (en) * | 2007-10-25 | 2008-03-19 | 中山市晶威电子科技有限公司 | A data bus structure and data transmission method using this structure |
| CN102420736A (en) * | 2010-09-27 | 2012-04-18 | 罗伯特·博世有限公司 | Serial ring communication arrangement and corresponding method |
| CN107562666A (en) * | 2017-09-26 | 2018-01-09 | 威创集团股份有限公司 | Method, system and the relevant apparatus of communication between devices based on spi bus |
| CN108255768A (en) * | 2017-12-01 | 2018-07-06 | 广东高云半导体科技股份有限公司 | A kind of link bridge circuit, communication system and method based on I3C |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110995889A (en) * | 2019-12-30 | 2020-04-10 | 珠海格力电器股份有限公司 | Address allocation system and method |
| CN112003962A (en) * | 2020-08-14 | 2020-11-27 | 迅镭智能（广州）科技有限公司 | Scanning gun base and processing method, device and medium thereof |
| CN112084131A (en) * | 2020-09-11 | 2020-12-15 | 深圳比特微电子科技有限公司 | Computing device and computing system for digital currency |
| TWI837503B (en) * | 2020-09-11 | 2024-04-01 | 大陸商深圳比特微電子科技有限公司 | Computing devices and computing systems for digital currencies |
| CN112965927A (en) * | 2021-03-18 | 2021-06-15 | 深圳市航顺芯片技术研发有限公司 | Signal driving system and method based on SPI equipment |
| CN114002994A (en) * | 2021-12-30 | 2022-02-01 | 菲尼克斯(南京)智能制造技术工程有限公司 | PLC-based system and networking and communication method thereof |
| CN114002994B (en) * | 2021-12-30 | 2022-04-22 | 菲尼克斯(南京)智能制造技术工程有限公司 | PLC-based system and networking and communication method thereof |
| CN115061961A (en) * | 2022-06-29 | 2022-09-16 | 西安易朴通讯技术有限公司 | SPI-based communication method and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109359073B (en) | 2020-10-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109359073A (en) | A kind of communication between devices method and apparatus topological structure based on spi bus | |
| US7715433B2 (en) | Universal controller and signal monitor | |
| US5568619A (en) | Method and apparatus for configuring a bus-to-bus bridge | |
| CN107066746B (en) | Method for realizing PCA9555 function through CPLD based on I2C interface | |
| CN101140556A (en) | Method and device for realizing accessing multiple I2C slave device by programmable device | |
| CN112564882B (en) | Single-wire digital communication interface based on AHB bus | |
| CN112463702B (en) | CPLD I2C channel address allocation method and system of cascade backplane | |
| CN103500148A (en) | Device and method for enabling master control card to read type of service line card | |
| CN107562672A (en) | A kind of system and method for improving vector network analyzer message transmission rate | |
| CN107943733A (en) | The interconnected method of parallel bus between a kind of veneer | |
| CN108768450A (en) | Communication means and system, computer storage media | |
| CN103903651A (en) | Double-line serial port build-in self-test circuit, and communication method thereof | |
| JPH04328936A (en) | Communication system | |
| CN102081586A (en) | Multiple I2C (Inter-IC) slot circuit system and method for transmitting I2C signal | |
| CN108462620A (en) | A kind of Gb SpaceWire bus systems | |
| CN114327975A (en) | System on chip | |
| CN114911734A (en) | Circuit card with on-board non-volatile memory | |
| CN110795369A (en) | Method and terminal for realizing MIDO slave function based on GPIO pin | |
| US8510485B2 (en) | Low power digital interface | |
| CN108399137A (en) | I2C switching method of the PON modules based on CPLD | |
| CN107704407A (en) | A kind of system and method for being used for data processing between SPI and UART | |
| CN109616149A (en) | A kind of eMMC host controller, eMMC control system and control method | |
| CN215991226U (en) | Heterogeneous multiprocessor 5G gateway circuit | |
| CN107870885A (en) | Communication system, device and method | |
| CN209249081U (en) | A kind of eMMC host controller and eMMC control system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 518000 a1102, Shenzhen national engineering laboratory building, No. 20, Gaoxin South seventh Road, high tech Zone community, Yuehai street, Nanshan District, Shenzhen, Guangdong Patentee after: Howell touch and display technology (Shenzhen) Co.,Ltd. Address before: 518000 Room 601, east block, Haibin City, Wenxin 5th Road, Yuehai street, Nanshan District, Shenzhen City, Guangdong Province Patentee before: GIGADISPLAY SEMICONDUCTOR Co.,Ltd. |
|
| CP03 | Change of name, title or address | ||
| CP02 | Change in the address of a patent holder |
Address after: 2405, yuemeite building, No. 1, Gaoxin South seventh Road, high tech Zone community, Yuehai street, Nanshan District, Shenzhen, Guangdong 518000 Patentee after: Howell touch and display technology (Shenzhen) Co.,Ltd. Address before: 518000 a1102, Shenzhen national engineering laboratory building, No. 20, Gaoxin South seventh Road, high tech Zone community, Yuehai street, Nanshan District, Shenzhen, Guangdong Patentee before: Howell touch and display technology (Shenzhen) Co.,Ltd. |
|
| CP02 | Change in the address of a patent holder |