CN109213717A - The twinbridge piece framework of domestic Feiteng processor - Google Patents
The twinbridge piece framework of domestic Feiteng processor Download PDFInfo
- Publication number
- CN109213717A CN109213717A CN201811007526.7A CN201811007526A CN109213717A CN 109213717 A CN109213717 A CN 109213717A CN 201811007526 A CN201811007526 A CN 201811007526A CN 109213717 A CN109213717 A CN 109213717A
- Authority
- CN
- China
- Prior art keywords
- pci
- interface
- signal
- feiteng processor
- bridge piece
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Abstract
The invention discloses a kind of twinbridge piece frameworks of domestic Feiteng processor, wherein the twinbridge piece framework of domestic Feiteng processor, comprising: Feiteng processor, low speed bridge piece, high speed bridge piece, SATA interface, network interface, USB interface and multiple PCI-E expansion slot;Feiteng processor is connect with a PCI-E expansion slot, and low speed bridge piece is bi-directionally connected with Feiteng processor by PCI-E2.0 signal, and high speed bridge piece is bi-directionally connected with Feiteng processor by PCI-E3.0 signal;Low speed bridge piece is bi-directionally connected with SATA controller, network controller and USB controller by PCI-E2.0 signal respectively;SATA interface is bi-directionally connected with SATA controller by SATA signal;Network interface and network controller are bi-directionally connected by network signal;USB interface and USB controller are bi-directionally connected by usb signal;High speed bridge piece is bi-directionally connected with other multiple PCI-E expansion slot by PCI-E3.0 signal.
Description
Technical field
The present invention relates to a kind of bridge piece scheme, especially a kind of twinbridge piece equalization framework of domestic Feiteng processor.
Background technique
With the continuous development of autonomous controllable information technology and the continuous improvement of domestic processor performance, for based on domestic
The function and performance requirement of the autonomous controllable server of processor are higher and higher.Currently used domestic processor mainly has winged
It rises, the platforms such as Godson, Shen Wei, Feiteng processor is due to its excellent performance, good ecology and perfect function adaptation
And in domestic server field using relatively broad.
Domestic Feiteng processor is different from traditional X86-based processor, its own extended resources is less, common USB, deposits
The north and south bridge nest plate that the peripheral expansions resouce controllers such as storage all fail to integrate, while not matching again, internal only integrated high-speed
PCIE3.0 interface, all peripheral resources are required to be extended by PCIE resource.
For domestic Feiteng processor, traditional PCI-E extended mode is that all externally IO connects by the extension of single bridge piece
Mouth and PCI-E extended resources.If selecting PCI-E2.0 low speed bridge piece, it is not able to satisfy current high-speed PCI-E growth data processing
The demand of ability;If selecting PCI-E3.0 high speed bridge piece, it is not only possible to cause the waste of resource, and increase the design of hardware
Cost.Traditional PCI-E extended mode increases the performance and requirements of type selecting to extension bridge piece, and low speed signal and high speed signal are logical
It crosses same link and domestic Feiteng processor carries out data communication, constrain the promotion of server overall performance.
The X86-based that traditional server uses generally uses processor+north and south bridge scheme, and processor passes through north bridge and south
The mode of bridge concatenation, completes the extension of the low speed resources such as high speeds resource and peripheral device port such as PCIE.
Summary of the invention
The purpose of the present invention is to provide a kind of twinbridge piece equalization schemes of domestic Feiteng processor, to solve the single bridge of tradition
The problem of PCI-E resource expansion of the external I/O interface of low speed and high speed cannot be taken into account in piece design.
A kind of twinbridge piece framework of domestic Feiteng processor of the present invention, wherein the twinbridge piece framework of domestic Feiteng processor,
It include: Feiteng processor, low speed bridge piece, high speed bridge piece, SATA interface, network interface, USB interface and multiple PCI-E extension
Slot;Feiteng processor is connect with a PCI-E expansion slot, and low speed bridge piece and Feiteng processor pass through the two-way company of PCI-E2.0 signal
It connects, high speed bridge piece is bi-directionally connected with Feiteng processor by PCI-E3.0 signal;Low speed bridge piece respectively with SATA controller, network
Controller and USB controller are bi-directionally connected by PCI-E2.0 signal;SATA interface and SATA controller are double by SATA signal
To connection;Network interface and network controller are bi-directionally connected by network signal;USB interface and USB controller pass through usb signal
It is bi-directionally connected;High speed bridge piece is bi-directionally connected with other multiple PCI-E expansion slot by PCI-E3.0 signal.
One embodiment of the twinbridge piece framework of domestic Feiteng processor according to the present invention, wherein the external I/O interface of low speed
Including SATA interface, network interface and USB interface, pass through the PCI-E2.0 signal and Feiteng processor of PCI-E2.0 low speed bridge piece
It is bi-directionally connected;Externally I/O interface includes: PCI-E3.0 signal of multiple PCI-E expansion slot by PCI-E3.0 high speed bridge piece to high speed
It is bi-directionally connected with Feiteng processor.
One embodiment of the twinbridge piece framework of domestic Feiteng processor according to the present invention, wherein PCI-E expansion slot is
The interface of PCIE3.0 × 16.
One embodiment of the twinbridge piece framework of domestic Feiteng processor according to the present invention, wherein 16 core of Feiteng processor
Or 64 core Feiteng processor.
The present invention from hardware view realize low speed external I/O interface and high-speed PCI-E expansion interface and it is domestic soar from
Reason device independently interactively communicates, and not only reduces cost of hardware design, but also promote the flexibility of hardware design, adequately and reasonably using hard
Part resource improves the overall performance of server, has very strong popularity and practicability.
Detailed description of the invention
Fig. 1 show the twinbridge piece configuration diagram of domestic Feiteng processor.
1. domestic Feiteng processor;2. low speed bridge piece;3. high speed bridge piece;4.SATA controller;5. network controller;
6.USB controller;7.SATA interface;8. network interface;9.USB interface;;10.PCI-E expansion interface.
Specific embodiment
To keep the purpose of the present invention, content and advantage clearer, with reference to the accompanying drawings and examples, to of the invention
Specific embodiment is described in further detail.
Fig. 1 show the twinbridge piece configuration diagram of domestic Feiteng processor, as shown in Figure 1, domestic Feiteng processor
Twinbridge piece framework, comprising: domestic Feiteng processor A1, low speed bridge piece B1, high speed bridge piece B2, SATA interface D1, network interface D2,
USB interface D3 and PCI-E expansion slot D4-D6.
As shown in Figure 1, domestic Feiteng processor is different from existing X86-based processor, its own extended resources is less,
Also without matched north and south bridge scheme, the peripheral expansions resouce controllers such as the common USB of computer, storage all fail to integrate.It is domestic
Only integrated high-speed PCIE3.0 interface, all peripheral resources are required to be extended by PCIE resource inside Feiteng processor.
Generally high performance 16 core or the 64 core Feiteng processors configured in server, internal integrated two groups of high speeds
The interface of PCIE3.0 × 16, every group interface can be split as two groups of interfaces of the PCIE3.0 individually controlled × 8.Server generally needs
The function card to be extended such as RAID card, ten thousand Broadcoms and HBA card are the interface of PCIE × 8, certain that display function is wanted
The independent display card configured required for the application asked is then the interface of PCIE × 16.
Therefore, consider for above-mentioned extension requirement and upstream and downstream port bandwidth equilibrium, Feiteng processor A1 in the present embodiment
Directly go out one group of interface of PCIE3.0 × 16, for the expanded configuration of the interface cards of PCIE × 16 such as independent display card, another set
The interface of PCIE3.0 × 16 is split as two groups of interfaces of PCIE3.0 × 8 individually controlled, respectively with low speed bridge piece B1 and high speed bridge piece
B2 interconnection, at a high speed with low speed PCIE resource carry out parallel-expansion mode, guarantee upstream data bandwidth while will not be because of bridge piece
Between be connected in series and cause performance loss even influence system run all right.
As shown in Figure 1, wherein low speed bridge piece B1 and domestic Feiteng processor A1 is bi-directionally connected by PCI-E2.0 signal,
High speed bridge piece B2 is bi-directionally connected with domestic Feiteng processor by PCI-E3.0 signal, and Feiteng processor A1 is corresponding by control
PCIE controller realizes the control of corresponding bridge piece.Low speed bridge piece B1 is controlled with SATA controller C1, network controller C2 and USB respectively
Device C3 processed is bi-directionally connected by PCI-E2.0 signal;SATA interface D1 and SATA controller C1 is bi-directionally connected by SATA signal;
Network interface D2 and network controller C2 is bi-directionally connected by network signal;USB interface D3 and USB controller C3 is believed by USB
It number is bi-directionally connected;High speed bridge piece B2 and PCI-E expansion slot D4 and D5 pass through PCI-E3.0 signal respectively and are bi-directionally connected.
As shown in Figure 1, the external I/O interface of low speed includes SATA interface in the twinbridge piece scheme of domestic Feiteng processor A1
D1, network interface and USB interface D2 pass through the PCI-E2.0 signal and domestic Feiteng processor A1 of PCI-E2.0 low speed bridge piece B1
It is bi-directionally connected, realizes the peripheral apparatus of low speed and the communication interaction of domestic Feiteng processor A1;High speed external interface PCI-E extension
Slot D4 and D5 is bi-directionally connected by the PCI-E3.0 signal of PCI-E3.0 high speed bridge piece B2 with domestic Feiteng processor A1, is realized
The communication interaction of high-speed expansion card and domestic Feiteng processor A1.
As shown in Figure 1, domestic server not only has external I/O interface abundant, can by SATA interface, network interface and
USB interface realizes the communication interaction with common peripheral hardware, also offer PCI-E expansion slot, supports standard PCI-E high-speed interface card
Extension meets different application environment requirements.Domestic Feiteng processor is different from traditional X86-based processor, its own extension
Resource is less, while the north and south bridge nest plate not matched again, all peripheral resources are required to be expanded by PCIE resource
Exhibition.
Feiteng processor directly goes out one group of interface of PCIE3.0 × 16 in the present invention, for interfaces of PCIE × 16 such as independent display cards
The expanded configuration of card, the interface of another set PCIE3.0 × 16 are split as two groups of interfaces of PCIE3.0 × 8 individually controlled, respectively with
Low speed bridge piece and the interconnection of high speed bridge piece guarantee that performance will not be caused because being connected in series between bridge piece while upstream data bandwidth
Loss even influences system run all right.Wherein, low speed bridge piece and domestic Feiteng processor are two-way by PCI-E2.0 signal
Connection, high speed bridge piece are bi-directionally connected with domestic Feiteng processor by PCI-E3.0 signal, and Feiteng processor is corresponding by control
PCIE controller realizes the control of corresponding bridge piece.Low speed bridge piece is logical with SATA controller, network controller and USB controller respectively
PCI-E2.0 signal is crossed to be bi-directionally connected;SATA interface is bi-directionally connected with SATA controller by SATA signal;Network interface and net
Network controller is bi-directionally connected by network signal;USB interface and USB controller are bi-directionally connected by usb signal;High speed bridge piece with
PCI-E expansion slot is bi-directionally connected by PCI-E3.0 signal.
In the twinbridge piece scheme of domestic Feiteng processor, the external I/O interface of low speed include SATA interface, network interface and
USB interface is bi-directionally connected by the PCI-E2.0 signal and domestic Feiteng processor of PCI-E2.0 low speed bridge piece, realizes low speed
The communication interaction of peripheral apparatus and domestic Feiteng processor;High speed external interface PCI-E expansion slot passes through PCI-E3.0 high speed bridge
The PCI-E3.0 signal of piece is bi-directionally connected with domestic Feiteng processor, realizes the communication of high-speed expansion card and domestic Feiteng processor
Interaction.
The present invention from hardware view by parallel low speed bridge piece, high speed bridge piece extend respectively low speed external I/O interface and
The PCI-E growth data interface of high speed realizes the independent communication of low speed external I/O interface and high-speed expansion interface, both reduces hardware
Design cost, and the flexibility of hardware design is promoted, hardware resource is adequately and reasonably utilized, the globality of server is improved
Can, there is very strong popularity and practicability.
The above is only a preferred embodiment of the present invention, it is noted that for the ordinary skill people of the art
For member, without departing from the technical principles of the invention, several improvement and deformations can also be made, these improvement and deformations
Also it should be regarded as protection scope of the present invention.
Claims (4)
1. a kind of twinbridge piece framework of domestic Feiteng processor, which is characterized in that the twinbridge piece framework of domestic Feiteng processor, packet
It includes: Feiteng processor, low speed bridge piece, high speed bridge piece, SATA interface, network interface, USB interface and multiple PCI-E expansion slot;
Feiteng processor is connect with a PCI-E expansion slot, and low speed bridge piece and Feiteng processor pass through the two-way company of PCI-E2.0 signal
It connects, high speed bridge piece is bi-directionally connected with Feiteng processor by PCI-E3.0 signal;Low speed bridge piece respectively with SATA controller, network
Controller and USB controller are bi-directionally connected by PCI-E2.0 signal;SATA interface and SATA controller are double by SATA signal
To connection;Network interface and network controller are bi-directionally connected by network signal;USB interface and USB controller pass through usb signal
It is bi-directionally connected;High speed bridge piece is bi-directionally connected with other multiple PCI-E expansion slot by PCI-E3.0 signal.
2. the twinbridge piece framework of domestic Feiteng processor as described in claim 1, which is characterized in that the external I/O interface packet of low speed
SATA interface, network interface and USB interface are included, it is double by the PCI-E2.0 signal and Feiteng processor of PCI-E2.0 low speed bridge piece
To connection;High speed externally I/O interface include: multiple PCI-E expansion slot by the PCI-E3.0 signal of PCI-E3.0 high speed bridge piece with
Feiteng processor is bi-directionally connected.
3. the twinbridge piece framework of domestic Feiteng processor as described in claim 1, which is characterized in that PCI-E expansion slot is
The interface of PCIE3.0 × 16.
4. the twinbridge piece framework of domestic Feiteng processor as described in claim 1, which is characterized in that 16 core of Feiteng processor or
64 core Feiteng processors.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811007526.7A CN109213717B (en) | 2018-08-31 | 2018-08-31 | Double-bridge-plate framework of domestic Feiteng processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811007526.7A CN109213717B (en) | 2018-08-31 | 2018-08-31 | Double-bridge-plate framework of domestic Feiteng processor |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109213717A true CN109213717A (en) | 2019-01-15 |
CN109213717B CN109213717B (en) | 2022-04-05 |
Family
ID=64987078
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201811007526.7A Active CN109213717B (en) | 2018-08-31 | 2018-08-31 | Double-bridge-plate framework of domestic Feiteng processor |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109213717B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112000189A (en) * | 2020-08-21 | 2020-11-27 | 浪潮电子信息产业股份有限公司 | Server mainboard based on S2500 processor |
CN112860624A (en) * | 2021-03-17 | 2021-05-28 | 西安超越申泰信息科技有限公司 | Computer mainboard based on 2000-4 treater of soaring |
TWI768785B (en) * | 2021-01-04 | 2022-06-21 | 華擎科技股份有限公司 | Universal serial bus interface circuit |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5544228A (en) * | 1993-09-27 | 1996-08-06 | The Walt Disney Company | Method and apparatus for transmission of full frequency digital audio |
GB2491914A (en) * | 2011-06-08 | 2012-12-19 | Inst Information Industry | Method of operating a heterogeneous computer system |
CN203102076U (en) * | 2012-12-17 | 2013-07-31 | 深圳中电长城信息安全系统有限公司 | Extension motherboard and extension system |
CN203133691U (en) * | 2013-03-26 | 2013-08-14 | 浪潮电子信息产业股份有限公司 | Server computation node based on CPCI framework |
CN103869883A (en) * | 2012-12-17 | 2014-06-18 | 深圳中电长城信息安全系统有限公司 | Extension mainboard and extension system |
CN104636089A (en) * | 2015-02-25 | 2015-05-20 | 浪潮集团有限公司 | Method for accelerating performance of servers of domestic central processing units on basis of NVME (nonvolatile memory express) technology |
CN104753720A (en) * | 2015-03-26 | 2015-07-01 | 浪潮集团有限公司 | PCIE SWITCH based multi-interface functional module |
CN205486095U (en) * | 2016-03-22 | 2016-08-17 | 浪潮集团有限公司 | Notebook based on homemade ARM treater |
JP2016208095A (en) * | 2015-04-15 | 2016-12-08 | 株式会社バッファロー | Electronic equipment, output control method in electronic equipment, and program |
CN206021132U (en) * | 2016-06-08 | 2017-03-15 | 深圳中电长城信息安全系统有限公司 | A kind of desk computer based on 400 processor of Shen prestige SW |
CN206209522U (en) * | 2016-09-30 | 2017-05-31 | 长沙景嘉微电子股份有限公司 | A kind of home brewed computer mainboard |
CN107302398A (en) * | 2017-08-14 | 2017-10-27 | 东莞市启鼎光电科技有限公司 | A kind of USB3.0 Fiber Optic Extension cards based on PCI E |
CN206741445U (en) * | 2017-05-02 | 2017-12-12 | 北京计算机技术及应用研究所 | A kind of production domesticization thin client system with KVM functions |
CN207367115U (en) * | 2017-11-09 | 2018-05-15 | 湖南长城银河科技有限公司 | A kind of server master board and server based on Feiteng processor |
CN207650794U (en) * | 2017-11-15 | 2018-07-24 | 无锡军安电子科技有限公司 | A kind of desktop mainboard based on Feiteng processor |
CN207704353U (en) * | 2018-01-04 | 2018-08-07 | 北京普利永华科技发展有限公司 | The Loongson mainboard of external independent display card can be matched based on VPX standards |
-
2018
- 2018-08-31 CN CN201811007526.7A patent/CN109213717B/en active Active
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5544228A (en) * | 1993-09-27 | 1996-08-06 | The Walt Disney Company | Method and apparatus for transmission of full frequency digital audio |
GB2491914A (en) * | 2011-06-08 | 2012-12-19 | Inst Information Industry | Method of operating a heterogeneous computer system |
CN203102076U (en) * | 2012-12-17 | 2013-07-31 | 深圳中电长城信息安全系统有限公司 | Extension motherboard and extension system |
CN103869883A (en) * | 2012-12-17 | 2014-06-18 | 深圳中电长城信息安全系统有限公司 | Extension mainboard and extension system |
CN203133691U (en) * | 2013-03-26 | 2013-08-14 | 浪潮电子信息产业股份有限公司 | Server computation node based on CPCI framework |
CN104636089A (en) * | 2015-02-25 | 2015-05-20 | 浪潮集团有限公司 | Method for accelerating performance of servers of domestic central processing units on basis of NVME (nonvolatile memory express) technology |
CN104753720A (en) * | 2015-03-26 | 2015-07-01 | 浪潮集团有限公司 | PCIE SWITCH based multi-interface functional module |
JP2016208095A (en) * | 2015-04-15 | 2016-12-08 | 株式会社バッファロー | Electronic equipment, output control method in electronic equipment, and program |
CN205486095U (en) * | 2016-03-22 | 2016-08-17 | 浪潮集团有限公司 | Notebook based on homemade ARM treater |
CN206021132U (en) * | 2016-06-08 | 2017-03-15 | 深圳中电长城信息安全系统有限公司 | A kind of desk computer based on 400 processor of Shen prestige SW |
CN206209522U (en) * | 2016-09-30 | 2017-05-31 | 长沙景嘉微电子股份有限公司 | A kind of home brewed computer mainboard |
CN206741445U (en) * | 2017-05-02 | 2017-12-12 | 北京计算机技术及应用研究所 | A kind of production domesticization thin client system with KVM functions |
CN107302398A (en) * | 2017-08-14 | 2017-10-27 | 东莞市启鼎光电科技有限公司 | A kind of USB3.0 Fiber Optic Extension cards based on PCI E |
CN207367115U (en) * | 2017-11-09 | 2018-05-15 | 湖南长城银河科技有限公司 | A kind of server master board and server based on Feiteng processor |
CN207650794U (en) * | 2017-11-15 | 2018-07-24 | 无锡军安电子科技有限公司 | A kind of desktop mainboard based on Feiteng processor |
CN207704353U (en) * | 2018-01-04 | 2018-08-07 | 北京普利永华科技发展有限公司 | The Loongson mainboard of external independent display card can be matched based on VPX standards |
Non-Patent Citations (2)
Title |
---|
胡向东等: "高性能多核处理器申威1600", 《中国科学:信息科学》 * |
赵星汉等: "基于自主可控计算平台的信号采集处理系统设计与实现", 《中国电子科学研究院学报》 * |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112000189A (en) * | 2020-08-21 | 2020-11-27 | 浪潮电子信息产业股份有限公司 | Server mainboard based on S2500 processor |
TWI768785B (en) * | 2021-01-04 | 2022-06-21 | 華擎科技股份有限公司 | Universal serial bus interface circuit |
CN112860624A (en) * | 2021-03-17 | 2021-05-28 | 西安超越申泰信息科技有限公司 | Computer mainboard based on 2000-4 treater of soaring |
Also Published As
Publication number | Publication date |
---|---|
CN109213717B (en) | 2022-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN106612141B (en) | A kind of fiber channel protocol common simulation test card and its data interactive method | |
CN109213717A (en) | The twinbridge piece framework of domestic Feiteng processor | |
CN204857144U (en) | Led display screen control system and sending card | |
CN204009696U (en) | A kind of Godson mainboard with PCIE expanded function | |
US7162546B2 (en) | Reordering unrelated transactions from an ordered interface | |
CN203930811U (en) | A kind of IO board of supporting NCSI | |
CN202535384U (en) | Network equipment expansion connection and virtual machine interconnection optimization system based on PCIe bus | |
CN103106169A (en) | High speed bus interface expansion structure based on aurora protocol | |
WO2021063154A1 (en) | Queue communication method and system, and related devices | |
CN109582623A (en) | One kind can be realized the cascade expansion board circuit of muti-piece different type expansion board | |
CN109656856A (en) | Multiplex bus and multiplex bus interconnect device and method are realized using FPGA | |
CN109525844B (en) | Acceleration system and method for multi-channel video coding and decoding | |
CN110765052A (en) | AHB/APB expansion bus interface and system on chip | |
CN206431607U (en) | A kind of LCD drive circuit systems | |
GB2515053A (en) | Collaboration Server | |
CN108255760A (en) | A kind of multipath I 2 C system and data read-write method | |
CN204945920U (en) | The IO expansion board of a kind of compatibility dissimilar computing node PCIE hot plug | |
CN116841932A (en) | Flexibly-connectable portable high-speed data access equipment and working method thereof | |
CN106936901B (en) | A kind of intercommunication system and its implementation based on MSA agreement | |
CN103684691B (en) | Communication method capable of simultaneously supporting 8G speed and 16G speed of FC protocol | |
CN208190652U (en) | A kind of mainboard of full duplex Universal Synchronous Asynchronous serial transceiver | |
CN109189711B (en) | Serial console interface based on Ethernet and application method thereof | |
CN201837923U (en) | Main board with function of switch | |
CN208000518U (en) | A kind of Industry Control ISA mainboards | |
CN105589830A (en) | Blade server architecture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |