CN107666307A - A kind of USB insertion detection circuits and USB insert detection device - Google Patents
A kind of USB insertion detection circuits and USB insert detection device Download PDFInfo
- Publication number
- CN107666307A CN107666307A CN201710770370.7A CN201710770370A CN107666307A CN 107666307 A CN107666307 A CN 107666307A CN 201710770370 A CN201710770370 A CN 201710770370A CN 107666307 A CN107666307 A CN 107666307A
- Authority
- CN
- China
- Prior art keywords
- unit
- pulse
- usb
- boost
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Abstract
The invention discloses a kind of USB insertion detection circuits and USB insertion detection devices, including：Pulse-break unit, USB produce pulse interrupt when inserting；Pulse repeat unit, for controlling the repetition of the pulse interrupt to produce；Detection unit is inserted, for detecting USB insert state；Boost activates unit, the unlatching of the pulse interrupt control Boost patterns according to caused by the pulse-break unit, output voltage signal simultaneously, the voltage signal is used for the working condition for controlling the pulse repeat unit, and the Boost activation units control the closing of the Boost patterns after the Boost patterns open preset time.Using embodiments of the invention, it may not be necessary to which single chip circuit detects, and saves cost, be not in simultaneously first to plug USB line, it is inserted into the undetectable phenomenon of load after a time, the timing of Boost patterns, which is closed, can also allow power supply chip deep-sleep, and power consumption is very low.
Description
Technical field
The present invention relates to electronic circuit technology field, more particularly to a kind of USB insertion detection circuits and USB insertion detections to set
It is standby.
Background technology
USB insertion testing mechanism effects are after test equipment enters deep-sleep with minimum power consumption, and insertion USB is set
Standby, test equipment can recognize insertion by inserting testing mechanism and successfully wake up.Charged pool class product (PowerBank or
Person MIFI) it is more sensitive to power consumption, now a reliable easy-to-use insertion detection circuit is just particularly important.
USB insertion detection circuits have two kinds in the prior art：
1st, it is the circuit structure diagram that prior art USB detects circuit referring to Fig. 1, Fig. 1, passes through monolithic machine testing fictitious load two
Terminal voltage is inserted to determine whether to load, and in whole process, USB port periodically output 5V, passes through the ADC detections of single-chip microcomputer
The voltage on fictitious load both sides, whether equipment is plugged in USB port to detect.Such a mode realizes simply, but due to single-chip microcomputer with
Boost circuit will be opened periodically, quiescent dissipation can not accomplish it is minimum, actual measurement quiescent dissipation can reach 1-5mA.
2nd, referring to Fig. 2, Fig. 2 is the circuit structure diagram that another prior art USB detects circuit, using one kind with load
The USB socket of pin is detected, the GPIO mouths of detection pin connection single-chip microcomputer, when there is load to insert, load detecting pin pulled down to ground,
Play a part of load detecting.If the prior art first plugs USB line, mobile phone is plugged again after a while, cannot detect negative
Carry insertion, Consumer's Experience is simultaneously bad, and the prior art must also have a single-chip microcomputer to complete the detection to load, cost compared with
It is high.
It would therefore be highly desirable to one can save cost, reduces power consumption and repeat the USB insertion detection circuits of detection, to overcome
Drawbacks described above.
The content of the invention
The purpose of the embodiment of the present invention is to provide a kind of USB insertion detection circuits and USB insertion detection device, can effectively save
Cost-saving, power consumption is reduced, while be not in first to plug USB line, be inserted into the undetectable phenomenon of load after a time.
To achieve the above object, the embodiments of the invention provide a kind of USB insertion detection circuits, including：Pulse-break list
Member, pulse repeat unit, insertion detection unit and Boost activation units；
The first input end of the pulse-break unit is connected with the output end of the insertion detection unit, in the pulse
Second input of disconnected unit is connected with the output end of the pulse repeat unit, and the pulse-break unit is used to produce pulse
Interrupt signal；
The input of the pulse repeat unit is connected with the first output end of Boost activation units, the pulse
Repeat unit is used to control the repetition of the pulse interrupt to produce；
The insertion detection unit is used for the insert state for detecting USB；
The input of the Boost activation unit is connected with the output end of the pulse-break unit, the Boost activation
The unlatching of unit pulse interrupt control Boost patterns according to caused by the pulse-break unit, while export electricity
Signal is pressed, the voltage signal is used for the working condition for controlling the pulse repeat unit, and the Boost activates unit described
The closing of the Boost patterns is controlled after Boost patterns unlatching preset time.
Compared with prior art, USB insertion detection circuits disclosed by the invention are produced in pulse by pulse-break unit
Break signal；Pulse repeat unit controls the repetition of the pulse interrupt to produce；Insert detection unit detection USB insertion shape
State；Boost activates unit pulse interrupt according to caused by the pulse-break unit and controls opening for Boost patterns
Open, while output voltage signal, the voltage signal are used for the working condition for controlling the pulse repeat unit, the Boost
Activation unit controls the closing of the Boost patterns after the Boost patterns open preset time.Above-mentioned technical proposal solves
In the prior art needing single-chip microcomputer to do detection causes cost high and the problem of power attenuation is high, while also solves and first plug
USB, the undetectable phenomenon problem of load is inserted into after a time.The present invention can effectively save cost, reduce power consumption, will not
USB line is first plugged in appearance, is inserted into the undetectable phenomenon of load after a time.
As the improvement of such scheme, the pulse-break unit include the first electric capacity, first switch pipe, first resistor,
Second resistance and 3rd resistor；The first end of first electric capacity is the output end of the pulse-break unit, first electricity
The second end held is connected with the second end of the second resistance；The first end connection power end of the first resistor, described first
Second end of resistance is connected with the first end of first electric capacity；The of the first end of the second resistance and the first resistor
Two ends connect, the second end of the second resistance and the three-terminal link of the first switch pipe；The of the first switch pipe
One end is the second input of the pulse-break unit, and the second end of the first switch pipe is the pulse-break unit
First input end；The first end of the 3rd resistor is connected with the first end of the first switch pipe, and the of the 3rd resistor
Two ends are grounded.
As the improvement of such scheme, the pulse repeat unit include second switch pipe, the 4th resistance, the 5th resistance and
6th resistance；The first end connection power end of 4th resistance, the second end of the 4th resistance repeats list for the pulse
The output end of member；3rd end of the second switch pipe is connected with the second end of the first resistor, the second switch pipe
Second end is grounded, and the first end of the second switch pipe is connected with the second end of the 6th resistance；The of 5th resistance
One end is connected with the first end of the second switch pipe, the second end ground connection of the 5th resistance；The first of 6th resistance
Hold as the input of the pulse repeat unit.
Compared with prior art, USB insertion detection circuits disclosed by the invention control institute by the pulse repeat unit
The repetition for stating pulse interrupt produces, and solves in the prior art and occurs first plugging USB line, is inserted into load nothing after a time
The problem of method detects, the insertion situation of detection load can be repeated.
As the improvement of such scheme, the first switch pipe is N-channel FET, the first of the first switch pipe
To hold as the grid of N-channel FET, the second end of the first switch pipe is the source electrode of N-channel FET, described first
3rd end of switching tube is the drain electrode of N-channel FET；The second switch pipe is N-channel FET, and described second opens
The first end for closing pipe is the grid of N-channel FET, and the second end of the second switch pipe is the source of N-channel FET
Pole, the 3rd end of the second switch pipe are the drain electrode of N-channel FET.
As the improvement of such scheme, the insertion detection unit includes at least one USB female seats chip, each described
First pin of USB female seat chips for it is described insertion detection unit first input end, the second of each USB female seats chip
Pin is the second input of the insertion detection unit, and the three-prong of each USB female seats chip is the insertion inspection
The 3rd input of unit is surveyed, the 5th pin and the 6th pin of each USB female seats chip are all connected with the insertion detection
The output end of unit, the 4th pin, the 7th pin, the 8th pin, the 9th pin and the tenth pipe of each USB female seats chip
Pin is grounded.
As the improvement of such scheme, each USB female seats chip also includes first switch and second switch；Described
Five pins connect the first end of the first switch, the second end ground connection of the first switch；Described in the 6th pin connection
The first end of second switch, the second end ground connection of the second switch.
As the improvement of such scheme, Boost activation unit includes power management chip, the first capacitance module, the
Two capacitance modules, the 3rd capacitance module, the first inductance, the 7th resistance and the 8th resistance；5th pipe of the power management chip
Pin is connected with the first end of first capacitance module, and the 12nd pin of the power management chip is single for the insertion detection
The input of member, the three-prong of the power management chip are connected with the first end of second capacitance module, the power supply
4th pin of managing chip is connected with the first end of second capacitance module, and the tenth pin of the power management chip is
3rd output end of the Boost activation unit, the 11st pin of the power management chip activate unit for the Boost
4th output end, the second pin of the power management chip are connected with the first end of first inductance, the power management
22nd pin of chip is connected with the second end of first inductance, the 21st pin of the power management chip with
The first end connection of 3rd capacitor block；Second end of first capacitance module is that the Boost activates the second of unit
Output end, the 3rd end ground connection of first capacitance module；Second end of second capacitance module is that Boost activation is single
First output end of member, the 3rd end ground connection of second capacitance module；Second end of the 3rd capacitance module is described
Boost activates the 5th output end of unit, the 3rd end ground connection of the 3rd capacitance module；The first end of 7th resistance with
The second end connection of first inductance, the second end of the 7th resistance is connected with the second end of the 3rd capacitance module；
The first end of 8th resistance is connected with the first end of the 7th resistance, the second end and the described 7th of the 8th resistance
The second end connection of resistance.
Compared with prior art, USB insertion detection circuits disclosed in the embodiment of the present invention activate unit by the Boost
Pulse interrupt is detected to solve the problems, such as to need monolithic machine testing pulse interrupt to cause cost higher in the prior art,
Cost can effectively be reduced.
As the improvement of such scheme, the Boost activation unit also includes Timer module；In the Boost patterns
During unlatching, the Boost activation unit controls the Timer module to open, and the counter module is after preset time is opened
Control the closing of the Boost patterns.
Compared with prior art, USB insertion detection circuits disclosed in the embodiment of the present invention pass through the Timer module control
Making the duration that the Boost patterns are opened solves and causes static state because Boost circuit will be opened periodically in the prior art
Power consumption can not accomplish the problem of minimum, obtain the beneficial effect that can effectively reduce power attenuation excessively.
As the improvement of such scheme, first capacitance module, second capacitance module and the 3rd electric capacity mould
Block is formed by N number of electric capacity parallel combination respectively；N is integer, and N is more than or equal to 1.
The embodiments of the invention provide a kind of USB to insert detection device, includes described in any one of claim 1~9
USB insertion detection circuits.
Compared with prior art, USB disclosed in the embodiment of the present invention inserts detection device and produced by pulse-break unit
Pulse interrupt；Pulse repeat unit controls the repetition of the pulse interrupt to produce；Insert detection unit detection USB's
Insert state；Boost activates unit pulse interrupt control Boost patterns according to caused by the pulse-break unit
Unlatching, while output voltage signal, the voltage signal is used for the working condition for controlling the pulse repeat unit, described
Boost activates the closing that unit controls the Boost patterns after the Boost patterns open preset time.Above-mentioned technical side
Case solves the problems, such as that needing single-chip microcomputer to do detection in the prior art causes cost high high with power attenuation, while also solves elder generation
USB line is plugged, is inserted into the undetectable phenomenon problem of load after a time.The present invention can effectively save cost, reduce work(
Consumption, is not in first to plug USB line, is inserted into the undetectable phenomenon of load after a time.
Brief description of the drawings
Fig. 1 is the circuit structure diagram of prior art USB insertion detection circuits；
Fig. 2 is the circuit structure diagram of another prior art USB detections circuit；
Fig. 3 is the circuit block diagram of USB insertion detection circuits provided in an embodiment of the present invention；
Fig. 4 is the circuit structure diagram of pulse-break unit and pulse repeat unit provided in an embodiment of the present invention；
Fig. 5 is the circuit structure diagram of insertion detection unit provided in an embodiment of the present invention；
Fig. 6 is the circuit composition schematic diagram of Boost activation unit provided in an embodiment of the present invention.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is carried out clear, complete
Site preparation describes, it is clear that described embodiment is only part of the embodiment of the present invention, rather than whole embodiments.It is based on
Embodiment in the present invention, those of ordinary skill in the art are obtained every other under the premise of creative work is not made
Embodiment, belong to the scope of protection of the invention.
USB described in the embodiment of the present invention is including equipped with all devices including USB plug；The USB line is to be inserted equipped with USB
Head but do not take load-carrying USB line；The load includes but is not limited to mobile phone, tablet personal computer and portable power source.
Referring to Fig. 3, Fig. 3 is the circuit block diagram of USB insertion detection circuits provided in an embodiment of the present invention；The present invention provides
Embodiment include：Insert detection unit 100, pulse-break unit 200, pulse repeat unit 300 and Boost activation units
400；
The first input end IN1 of the pulse-break unit is connected with the output end OUT1 of the insertion detection unit, institute
The the second input IN2 for stating pulse-break unit is connected with the output end OUT2 of the pulse repeat unit, the pulse-break
Unit 100 is used to produce pulse interrupt；
First output end OUT3 of input IN3 and the Boost activation unit of the pulse repeat unit is connected, institute
Pulse repeat unit 300 is stated to be used to control the repetition of the pulse interrupt to produce；The pulse interrupt is low level
Pulse signal；
The insertion detection unit 100 is used for the insert state for detecting USB；
The input IN4 of the Boost activation unit is connected with the output end OUT4 of the pulse-break unit, described
Boost activates the pulse interrupt control Boost patterns according to caused by the pulse-break unit 200 of unit 400
Open, while output voltage signal, the Boost activation unit 400 need to detect that low level pulse signal could open institute
State Boost patterns；The voltage signal is used for the working condition for controlling the pulse repeat unit 300, and the Boost activation is single
Member 400 controls the closing of the Boost patterns after the Boost patterns open preset time；
Detection module USB female seat chips J1 if there are USB insertions load output signal is inserted described in the present embodiment
It is pulled low, first input signal of the load output signal as the pulse-break unit 200；The now pulse-break
Unit 200 produces pulse interrupt；The Boost activation unit 400 detects the pulse interrupt and opens Boost moulds
Formula, open output voltage signal after the Boost patterns, pulse of the voltage signal as the pulse repeat unit 300
Input signal；The pulse repeat unit 300 is in running order because of the effect of the voltage signal；The pulse-break unit
100 start working because of the pulse repeat unit causes the pulse interrupt to recover normal；The Boost patterns are closed
When, the voltage signal that the Boost activation unit 400 exports disappears, and the pulse repeat unit 300 is because of not described electricity
The input of pressure signal causes the pulse repeat unit 300 not work, and now the pulse repeat unit 300, which is in, closes shape
State；The pulse-break unit 200 produces the pulse interrupt again；Thus circulation produces the pulse interrupt and swashed
The living Boost patterns, load is inserted again after a time after USB line can also detect the situation of load insertion even if first plugging,
The timing opening and closing of the Boost patterns can effectively save cost and raising power consumption.
Referring to Fig. 4, Fig. 4 is the circuit structure of pulse-break unit and pulse repeat unit provided in an embodiment of the present invention
Figure；The pulse-break unit 200 includes the first electric capacity C1, first switch pipe Q1, first resistor R1, second resistance R2 and the 3rd
Resistance R3；The first end of the first electric capacity C1 is the output end OUT4 of the pulse-break unit, the first electric capacity C1's
Second end is connected with the second end of the second resistance R2；The first end connection power end VCC1 of the first resistor R1, it is described
First resistor R1 the second end is connected with the first end of the first electric capacity C1；The first end of the second resistance R2 and described the
One resistance R1 the second end connection, the second end of the second resistance R2 and the three-terminal link of the first switch pipe Q1；Institute
First switch pipe Q1 first end is stated as the of the second input IN2, the first switch pipe Q1 of the pulse-break unit
Two ends are the first input end IN1 of the pulse-break unit；The first end of the 3rd resistor R3 and the first switch pipe
Q1 first end connection, the second end ground connection of the 3rd resistor R3.
Pulse-break unit described in the present embodiment 200 is not in the case where there is USB insertions, the pulse-break unit
200 first input end IN1 is not turned on without the first input signal, now first switch pipe Q1, the first electric capacity C1 both end voltages
It is zero, because power end VCC1 presence and first resistor R1 effect output end OUT4 output signal are high level state；The
One resistance R1 is pull-up resistor, while plays a part of current limliting；Second resistance R2 is used as divider resistance in circuit, with the first electricity
Resistance R1 together determines the first electric capacity C1 fully charged times；The first switch pipe Q1 is equipped with the first diode D1, and described first
Diode D1 positive pole is connected with the second end of the first switch pipe Q1, the negative pole and described first of the first diode D1
Switching tube Q1 three-terminal link, the first diode D1 is parasitic diode, can prevent reversely hitting for first switch pipe Q1
The effect of wearing；First input signal of the pulse-break unit 200 inserts USB effect because of USB insertion detection units 100
Low level signal is exported, causes the pulse repeat unit 300 because the second switch pipe Q2 of the pulse repeat unit 300 is closed
Power end VCC2 input signal act directly on first switch as the second input signal IN2 of the pulse-break unit
On pipe Q1, second input signal is more than first input signal, and now first switch pipe Q1 is turned on, and the first electric capacity C1 is opened
Begin to charge, so as to cause the pulse interrupt to be changed into low level signal.
The pulse repeat unit 300 includes second switch pipe Q2, the 4th resistance R4, the 5th resistance R5 and the 6th resistance
R6；The first end connection power end of the 4th resistance R4, the second end of the 4th resistance R4 is the pulse repeat unit
Output end OUT2；The 3rd end of the second switch pipe Q2 is connected with the second end of the first resistor R1, and described second opens
Pipe Q1 the second end ground connection is closed, the first end of the second switch pipe Q1 is connected with the second end of the 6th resistance R6；It is described
5th resistance R5 first end is connected with the first end of the second switch pipe Q2, the second end ground connection of the 5th resistance R5；
The first end of the 6th resistance R6 is the input IN3 of the pulse repeat unit.
Preferably, the first switch pipe Q1 is N-channel FET, and the first end of the first switch pipe Q1 is N ditches
The grid of road FET, the second end of the first switch pipe Q1 are the source electrode of N-channel FET, the first switch pipe
Q1 the 3rd end is the drain electrode of N-channel FET；The second switch pipe Q2 is N-channel FET, the second switch
Pipe Q2 first end is the grid of N-channel FET, and the second end of the second switch pipe Q2 is the source of N-channel FET
Pole, the 3rd end of the second switch pipe Q2 are the drain electrode of N-channel FET.
The input IN3 of pulse repeat unit described in the present embodiment 300 second is opened in the presence of the voltage signal
Pipe Q2 conductings are closed, now the first switch pipe Q1 of the pulse-break unit 200 believes because 3rd resistor R3 effect second inputs
Number becoming low level signal, cause first switch pipe Q1 to close, 3rd resistor R3 is pull down resistor, and R5 is pull down resistor, the 6th
Resistance R6 is used as current-limiting resistance in circuit, and R4 is pull-up resistor；The second switch pipe Q2 is described equipped with the second diode D2
Second diode D2 positive pole is connected with the second end of the second switch pipe Q2, the negative pole of the second diode D2 with it is described
Second switch pipe Q2 three-terminal link, the second diode D2 is parasitic diode, can prevent that second switch pipe Q2's is anti-
To breakdown effects；In the presence of the pulse interrupt is because of first resistor R1 and power end VCC1 after first switch pipe Q1 is closed
Become high level signal, the pulse interrupt recovers normal.
Referring to Fig. 5, Fig. 5 is the circuit structure diagram of insertion detection unit provided in an embodiment of the present invention；The insertion detection
Unit 100 includes at least one USB female seats chip J1, and each USB female seats chip J1 the first pin is examined for the insertion
The second pin for surveying the first input end IN5, each USB female seats chip J1 of unit is the second of the insertion detection unit
Input IN6, each USB female seats chip J1 three-prong are the 3rd input IN7 for inserting detection unit, often
The one USB female seats chip J1 the 5th pin and the 6th pin is all connected with the output end OUT1 of the insertion detection unit, often
The one USB female seats chip J1 the 4th pin, the 7th pin, the 8th pin, the 9th pin and the tenth pin is grounded.Fig. 5
Detection unit is inserted in shown embodiment and employs two USB female seat chip J1, in other embodiments, design as needed
The USB female seat chip J1 of varying number, also within protection scope of the present invention.
Preferably, each USB female seats chip J1 also includes first switch G1 and second switch G2；5th pin
Connect the first end of the first switch G1, the second end ground connection of the first switch G1；6th pin connection described the
Two switch G2 first end, the second end ground connection of the second switch G2.
USB female seats chip J1 described in the present embodiment when no USB is inserted, first switch G1 and second switch G2 all in
Open mode, the USB female seats chip do not have load output signal, and when there is USB insertions, the first switch G1 and second is opened
Closing G2 and become closure state, the USB insertions unit produces load output signal, but because first switch G1 and second switch G2 are equal
Ground connection, the load output signal are low level signal, the load output signal as the pulse-break unit 200 the
One input signal；The first input end IN5 and the power management chip MP of the USB female seats chip J1 the second output end
OUT5 connections, the second input IN6 and the power management chip MP of the USB female seats chip J1 the 3rd output end OUT6
Connection, the 4th output end OUT7 of the 3rd input IN7 and the Boost activation unit of the power management chip MP connect
Connect.
Referring to Fig. 6, Fig. 6 is the circuit composition schematic diagram of Boost activation unit provided by the invention；The Boost activation
Unit 400 includes power management chip MP, the first capacitance module C1, the second capacitance module C2, the 3rd capacitance module C3, the first electricity
Feel L1, the 7th resistance R7 and the 8th resistance R8.
The 5th pin of the power management chip MP is connected with the first end of the first capacitance module C1, the power supply
Managing chip MP the 12nd pin be the Boost activate unit input IN4, the 3rd of the power management chip MP the
Pin is connected with the first end of the second capacitance module C2, the 4th pin of the power management chip MP and the described second electricity
Molar block C2 first end connection, the tenth pin of the power management chip MP for the Boost activate unit it is the 3rd defeated
Go out and hold OUT6, the 11st pin of the power management chip MP is Boost activation units the 4th output end OUT7, described
Power management chip MP the second pin is connected with the first end of the first inductance L1, and the second of the power management chip MP
12 pins are connected with the second end of the first inductance L1, the 21st pin of the power management chip MP and described the
Three capacitor block C3 first end connection；The second end of the first capacitance module C1 is that the Boost activates the second defeated of unit
Go out and hold OUT5, the 3rd end ground connection of the first capacitance module C1；The second end of the second capacitance module C2 is the Boost
Activate the first output end OUT3, the second capacitance module C2 of unit the 3rd end ground connection；The 3rd capacitance module C3's
Second end is the 5th output end OUT8 that the Boost activates unit, and the 3rd end of the 3rd capacitance module C2 is grounded；It is described
7th resistance R7 first end is connected with the second end of the first inductance L1, the second end of the 7th resistance R7 and described the
Three capacitance module C3 the second end connection；The first end of the 8th resistance R8 is connected with the first end of the 7th resistance R7,
The second end of the 8th resistance R8 is connected with the second end of the 7th resistance R7.
Preferably, first capacitance module 401, second capacitance module 401 and the 3rd capacitance module 403 divide
Do not formed by N number of electric capacity parallel combination；N is integer, and N is more than or equal to 1.
Preferably, the power management chip MP also includes Timer module 404；When the Boost patterns are opened, institute
Stating Boost activation units 400 controls the Timer module 404 to open, and the counter module 404 is after preset time is opened
Control the closing of the Boost patterns.
Power management chip MP described in the present embodiment is by taking model MP2632 power management chip as an example, but other
In embodiment, according to circuit requirements using other chips as the power management chip, also protection scope of the present invention it
It is interior；The input IN4 of the Boost activation unit 400 detects that low level pulse signal then opens Boost patterns, Boost moulds
Formula one opens then the first output end OUT3 output voltage signals, and the voltage signal is the input of the pulse repeat unit 300
Signal；Timer module 404 is provided with the time restriction for opening Boost patterns, and the time one can close automatically to then Boost patterns,
Until the input IN4 detects low level signal again；After Boost patterns are closed automatically, the first output end OUT3
The voltage signal will not be exported to the pulse repeat unit 300, the second switch pipe Q2 of the pulse repeat unit 300 is not
Work；The effect being activated so as to reach Boost patterns to repeat.
When it is implemented, USB insertion detection circuits include described in the present embodiment：Repeated including pulse-break unit, pulse
Unit, USB insertion detection units and Boost activation units；The insertion detection unit is when having detected USB insertions, first
Switch and second switch closure, the insertion detection unit produce load output signal, described in the load output signal is used as
First input signal of pulse-break unit；Now the pulse repeat unit is closed, the pulse-break unit
Second switch pipe do not work；The pulse-break unit first switch pipe conducting, produces pulse interrupt；The Boost
The input of activation unit detects the pulse interrupt, and now Boost patterns are opened；Institute after Boost patterns are activated
State Boost activation unit output voltage signals, input signal of the voltage signal as the pulse repeat unit；The arteries and veins
Repeat unit is rushed because the effect second switch pipe of the voltage signal turns on, now pulse repeat unit is in running order；Institute
Stating second switch pipe causes the first switch pipe to be not turned on, and now the pulse interrupt recovers normal；When described
The Timer module of Boost activation units is after preset time terminates, and the Boost patterns are closed automatically, the voltage signal
Disappear；The second switch pipe is not turned on, and the pulse repeat unit is in off position；The first switch pipe conducting,
The pulse-break unit produces pulse interrupt again, so as to activate Boost patterns again.
The present embodiment solves the problems, such as that needing single-chip microcomputer to do detection in the prior art causes cost high high with power attenuation,
Also solve simultaneously and first plug USB line, be inserted into the undetectable phenomenon problem of load after a time.The present invention can be saved effectively
Cost-saving, power consumption is reduced, is not in first to plug USB line, be inserted into the undetectable phenomenon of load after a time.
The embodiments of the invention provide a kind of USB insert detection device, including the embodiments of the present invention offer one
Kind USB insertion detection circuits, the concrete structure of USB insertion detection circuits are referred to one kind of embodiments of the present invention offer
The explanation of USB insertion detection circuits, here is omitted.
Include when it is implemented, USB described in the present embodiment inserts detection device：Repeated including pulse-break unit, pulse
Unit, USB insertion detection units and Boost activation units；The insertion detection unit is when having detected USB insertions, first
Switch and second switch closure, the insertion detection unit produce load output signal, described in the load output signal is used as
First input signal of pulse-break unit；Now the pulse repeat unit is closed, the pulse-break unit
Second switch pipe do not work；The pulse-break unit first switch pipe conducting, produces pulse interrupt；The Boost
The input of activation unit detects the pulse interrupt, and now Boost patterns are opened；Institute after Boost patterns are activated
State Boost activation unit output voltage signals, input signal of the voltage signal as the pulse repeat unit；The arteries and veins
Repeat unit is rushed because the effect second switch pipe of the voltage signal turns on, now pulse repeat unit is in running order；Institute
Stating second switch pipe causes the first switch pipe to be not turned on, and now the pulse interrupt recovers normal；When described
The Timer module of Boost activation units is after preset time terminates, and the Boost patterns are closed automatically, the voltage signal
Disappear；The second switch pipe is not turned on, and the pulse repeat unit is in off position；The first switch pipe conducting,
The pulse-break unit produces pulse interrupt again, so as to activate Boost patterns again.
The present embodiment solves the problems, such as that needing single-chip microcomputer to do detection in the prior art causes cost high high with power attenuation,
Also solve simultaneously and first plug USB line, be inserted into the undetectable phenomenon problem of load after a time.The present invention can be saved effectively
Cost-saving, power consumption is reduced, is not in first to plug USB line, be inserted into the undetectable phenomenon of load after a time.
Described above is the preferred embodiment of the present invention, it is noted that for those skilled in the art
For, under the premise without departing from the principles of the invention, some improvements and modifications can also be made, these improvements and modifications are also considered as
Protection scope of the present invention.
Claims (10)
- A kind of 1. USB insertion detection circuits, it is characterised in that including：Pulse-break unit, pulse repeat unit, insertion detection Unit and Boost activation units；The first input end of the pulse-break unit is connected with the output end of the insertion detection unit, the pulse-break list Second input of member is connected with the output end of the pulse repeat unit, and the pulse-break unit is used to produce pulse-break Signal；The input of the pulse repeat unit is connected with the first output end of Boost activation units, and the pulse repeats Unit is used to control the repetition of the pulse interrupt to produce；The insertion detection unit is used for the insert state for detecting USB；The input of the Boost activation unit is connected with the output end of the pulse-break unit, and the Boost activates unit The unlatching of the pulse interrupt control Boost patterns according to caused by the pulse-break unit, while output voltage is believed Number, the voltage signal is used to control the working condition in the pulse repeat unit, and the Boost activates unit described The closing of the Boost patterns is controlled after Boost patterns unlatching preset time.
- 2. USB insertion detection circuits as claimed in claim 1, it is characterised in that the pulse-break unit includes the first electricity Appearance, first switch pipe, first resistor, second resistance and 3rd resistor；The first end of first electric capacity be the pulse-break unit output end, the second end of first electric capacity with it is described The second end connection of second resistance；The first end connection power end of the first resistor, the second end of the first resistor and institute State the first end connection of the first electric capacity；The first end of the second resistance is connected with the second end of the first resistor, and described Second end of two resistance and the three-terminal link of the first switch pipe；The first end of the first switch pipe is in the pulse Second input of disconnected unit, the second end of the first switch pipe are the first input end of the pulse-break unit；It is described The first end of 3rd resistor is connected with the first end of the first switch pipe, the second end ground connection of the 3rd resistor.
- 3. USB insertion detection circuits as claimed in claim 1, it is characterised in that the pulse repeat unit is opened including second Guan Guan, the 4th resistance, the 5th resistance and the 6th resistance；The first end connection power end of 4th resistance, the second end of the 4th resistance is the defeated of the pulse repeat unit Go out end；3rd end of the second switch pipe is connected with the second end of the first resistor, the second end of the second switch pipe Ground connection, the first end of the second switch pipe are connected with the second end of the 6th resistance；The first end of 5th resistance with The first end connection of the second switch pipe, the second end ground connection of the 5th resistance；The first end of 6th resistance is institute State the input of pulse repeat unit.
- 4. the USB insertion detection circuits as described in claim 2 and 3, it is characterised in that the first switch pipe is N-channel field Effect pipe, the first end of the first switch pipe are the grid of N-channel FET, and the second end of the first switch pipe is N The source electrode of channel field-effect pipe, the 3rd end of the first switch pipe are the drain electrode of N-channel FET；The second switch pipe For N-channel FET, the first end of the second switch pipe is the grid of N-channel FET, the second switch pipe Second end is the source electrode of N-channel FET, and the 3rd end of the second switch pipe is the drain electrode of N-channel FET.
- 5. USB insertion detection circuits as claimed in claim 1, it is characterised in that the insertion detection unit includes at least one Individual USB female seats chip, the first pin of each USB female seats chip is the first input end for inserting detection unit, often Second pin of the one USB female seats chip for it is described insertion detection unit the second input, each USB female seats chip Three-prong for it is described insertion detection unit the 3rd input, the 5th pin and the 6th of each USB female seats chip Pin is all connected with the output end of the insertion detection unit, the 4th pin of each USB female seats chip, the 7th pin, the Eight pins, the 9th pin and the tenth pin are grounded.
- 6. USB insertion detection circuits as claimed in claim 5, it is characterised in that each USB female seats chip also includes the One switch and second switch；5th pin connects the first end of the first switch, the second termination of the first switch Ground；6th pin connects the first end of the second switch, the second end ground connection of the second switch.
- 7. USB insertion detection circuits as claimed in claim 1, it is characterised in that the Boost activation unit includes power supply pipe Manage chip, the first capacitance module, the second capacitance module, the 3rd capacitance module, the first inductance, the 7th resistance and the 8th resistance；5th pin of the power management chip is connected with the first end of first capacitance module, the power management chip The 12nd pin for it is described insertion detection unit input, the three-prong of the power management chip with described second electricity The first end connection of molar block, the 4th pin of the power management chip are connected with the first end of second capacitance module, Tenth pin of the power management chip is the 3rd output end that the Boost activates unit, the power management chip 11st pin is that the Boost activates the output end of unit the 4th, the second pin of the power management chip and described first The first end connection of inductance, the 22nd pin of the power management chip are connected with the second end of first inductance, institute The 21st pin for stating power management chip is connected with the first end of the 3rd capacitor block；The of first capacitance module Two ends are the second output end that the Boost activates unit, and the 3rd end of first capacitance module is grounded；Second electric capacity Second end of module is the first output end that the Boost activates unit, and the 3rd end of second capacitance module is grounded；It is described The 5th output end of unit, the 3rd end of the 3rd capacitance module are activated for the Boost in second end of the 3rd capacitance module Ground connection；The first end of 7th resistance is connected with the second end of first inductance, the second end of the 7th resistance and institute State the second end connection of the 3rd capacitance module；The first end of 8th resistance is connected with the first end of the 7th resistance, institute The second end for stating the 8th resistance is connected with the second end of the 7th resistance.
- 8. USB insertion detection circuits as claimed in claim 7, it is characterised in that the Boost activation unit also includes timing Device module, when the Boost patterns are opened, the Boost activation unit controls the Timer module to open, the counting Device module controls the closing of the Boost patterns after preset time is opened.
- 9. USB insertion detection circuits as claimed in claim 8, it is characterised in that first capacitance module, second electricity Molar block and the 3rd capacitance module are formed by N number of electric capacity parallel combination respectively；N is integer, and N is more than or equal to 1.
- 10. a kind of USB inserts detection device, it is characterised in that includes the USB insertion inspections described in any one of claim 1~9 Slowdown monitoring circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710770370.7A CN107666307B (en) | 2017-08-31 | 2017-08-31 | USB inserts detection circuitry and USB inserts check out test set |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710770370.7A CN107666307B (en) | 2017-08-31 | 2017-08-31 | USB inserts detection circuitry and USB inserts check out test set |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN107666307A true CN107666307A (en) | 2018-02-06 |
| CN107666307B CN107666307B (en) | 2021-02-09 |
Family
ID=61096975
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710770370.7A Active CN107666307B (en) | 2017-08-31 | 2017-08-31 | USB inserts detection circuitry and USB inserts check out test set |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107666307B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109557846A (en) * | 2018-11-22 | 2019-04-02 | 青岛海信移动通信技术股份有限公司 | Detect identification circuit, its detection recognition method and electronic equipment |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103475076A (en) * | 2013-09-24 | 2013-12-25 | 清华大学深圳研究生院 | Portable electronic device wireless charging system and load detection method |
| WO2014058769A1 (en) * | 2012-10-08 | 2014-04-17 | Analog Devices, Inc. | Universal serial bus (usb) plug-in event detection system and associated method |
| CN203720778U (en) * | 2014-02-24 | 2014-07-16 | 东莞市远峰科技有限公司 | Circuit for wakening host by USB peripheral |
| CN103954861A (en) * | 2014-04-23 | 2014-07-30 | 四川虹微技术有限公司 | Double-way USB load insertion detecting device |
| CN105824732A (en) * | 2015-09-18 | 2016-08-03 | 维沃移动通信有限公司 | USB detection method and detection system |
| CN206039233U (en) * | 2016-09-27 | 2017-03-22 | 苏州鼎威新能源有限公司 | Single chip microcomputer control's load automated inspection circuit |
| US20170126123A1 (en) * | 2015-11-04 | 2017-05-04 | Getac Technology Corporation | Power supply and power control method thereof |
-
2017
- 2017-08-31 CN CN201710770370.7A patent/CN107666307B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2014058769A1 (en) * | 2012-10-08 | 2014-04-17 | Analog Devices, Inc. | Universal serial bus (usb) plug-in event detection system and associated method |
| CN103475076A (en) * | 2013-09-24 | 2013-12-25 | 清华大学深圳研究生院 | Portable electronic device wireless charging system and load detection method |
| CN203720778U (en) * | 2014-02-24 | 2014-07-16 | 东莞市远峰科技有限公司 | Circuit for wakening host by USB peripheral |
| CN103954861A (en) * | 2014-04-23 | 2014-07-30 | 四川虹微技术有限公司 | Double-way USB load insertion detecting device |
| CN105824732A (en) * | 2015-09-18 | 2016-08-03 | 维沃移动通信有限公司 | USB detection method and detection system |
| US20170126123A1 (en) * | 2015-11-04 | 2017-05-04 | Getac Technology Corporation | Power supply and power control method thereof |
| CN206039233U (en) * | 2016-09-27 | 2017-03-22 | 苏州鼎威新能源有限公司 | Single chip microcomputer control's load automated inspection circuit |
Non-Patent Citations (1)
| Title |
|---|
| TEXAS INSTRUMENTS: "Port Detection for Power Banks", 《WWW.TI.COM》 * |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109557846A (en) * | 2018-11-22 | 2019-04-02 | 青岛海信移动通信技术股份有限公司 | Detect identification circuit, its detection recognition method and electronic equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN107666307B (en) | 2021-02-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN203933124U (en) | A kind of single interface portable power source, bluetooth keyboard and protective sleeve | |
| US8756358B2 (en) | Method and device for identifying universal serial bus (USB) insertion or charger insertion of mobile terminal | |
| CN105301381B (en) | Automatic surge test system and test method | |
| CN201813422U (en) | Charging chip and mobile terminal capable of automatically adjusting charging mode | |
| CN105826963B (en) | A kind of method, charging circuit and terminal for detecting cell voltage | |
| CN207021723U (en) | A kind of multi-cell electric power management circuit and a kind of virtual reality helmet | |
| CN110417085A (en) | A kind of system and method whether being inserted into for detecting apple equipment | |
| CN206225721U (en) | A kind of switching device and communication system | |
| CN106020176B (en) | A kind of CC logic controls chip low-power consumption connecting detection method and structure | |
| CN203759164U (en) | Circuit for detecting access state of USB load equipment | |
| CN107666307A (en) | A kind of USB insertion detection circuits and USB insert detection device | |
| CN207010317U (en) | Battery protection chip, electric supply installation and electronic cigarette | |
| CN206878506U (en) | A kind of data wire and adapter | |
| CN206272219U (en) | A kind of overvoltage and reverse-connection protection circuit and its equipment | |
| CN205353147U (en) | IC -card targets in place and detects power control circuit | |
| CN105404198B (en) | On-off signal loop self-checking circuit based on impulses injection method | |
| CN104467167B (en) | A kind of power path management circuit | |
| CN207124472U (en) | A kind of charging port detecting system | |
| CN206804840U (en) | Battery data logging device | |
| CN205544236U (en) | Improved generation battery protection circuit and system | |
| CN204462295U (en) | Auxiliary circuit is detected from equipment and insertion thereof | |
| CN110412437B (en) | Battery insulation detection circuit and battery insulation detection method | |
| CN208656444U (en) | Wireless headset charging box with mobile phone charging function | |
| CN105896662A (en) | Single-port mobile power control circuit and control method thereof | |
| CN103353566B (en) | Battery for mimic channel equipment testing circuit in place |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20220615 Address after: 200000 5th floor, No. 1 and 5, Lane 168, Xumin Road, Qingpu District, Shanghai Patentee after: Shanghai LianHong Technology Co.,Ltd. Address before: 518000 the 1st and 3rd floors of the south section of building 24 and the 1st-4th floor of the north section of building 28, Shennan Road Science and Technology Park, Nanshan District, Shenzhen City, Guangdong Province Patentee before: TP-LINK TECHNOLOGIES Co.,Ltd. |