CN107402622A - Memory storage apparatus and its method for managing power supply - Google Patents

Memory storage apparatus and its method for managing power supply Download PDF

Info

Publication number
CN107402622A
CN107402622A CN201610338976.9A CN201610338976A CN107402622A CN 107402622 A CN107402622 A CN 107402622A CN 201610338976 A CN201610338976 A CN 201610338976A CN 107402622 A CN107402622 A CN 107402622A
Authority
CN
China
Prior art keywords
connecting interface
interface unit
power supply
circuit
power
Prior art date
Application number
CN201610338976.9A
Other languages
Chinese (zh)
Inventor
周志杨
李首志
谢博钧
陈耘颉
蔡翼锺
Original Assignee
群联电子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 群联电子股份有限公司 filed Critical 群联电子股份有限公司
Priority to CN201610338976.9A priority Critical patent/CN107402622A/en
Publication of CN107402622A publication Critical patent/CN107402622A/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/266Arrangements to supply power to external peripherals either directly from the computer or under computer control, e.g. supply of power through the communication port, computer controlled power-strips
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/30Power supply circuits

Abstract

The present invention provides a kind of memory storage apparatus and its method for managing power supply, and it includes rewritable non-volatile memory module, first and second connecting interface unit, electric power management circuit and memorizer control circuit unit.When external power supply device is electrically connected to the second connecting interface unit, electric power management circuit receives second source supply voltage from external power supply device by the second connecting interface unit and supplies operating voltage to memorizer control circuit unit and rewritable non-volatile memory module, while provides second source and supply voltage to host apparatus.Technical solution of the present invention can receive power supply from host apparatus while when being electrically connected with host apparatus and external power source feeding mechanism, power supply received so that host apparatus is charged from external power source feeding mechanism when being electrically connected with host apparatus.

Description

Memory storage apparatus and its method for managing power supply

Technical field

The invention relates to a kind of memory storage apparatus and its method for managing power supply.

Background technology

As electronic apparatus (for example, smart mobile phone) is increasingly popularized, its function is enough the PC that matches in excellence or beauty, therefore, The demand for being stored on electronic apparatus and browsing a large amount of video-audio datas rapidly increases.Inside general electronic apparatus Limited storage space, and the electronic apparatus price for having high storage capacity is not striking, and therefore, external storage device is also therewith Emerge.For example, USB flash disk is exactly one kind stores dress using NAND fast storages (Flash Memory) as the circumscribed of storage medium Put, it allows user easily to plug USB flash disk in movement by USB (Universal Serial Bus, USB) Electronic installation, to carry out the transmission of numerical data., can be because body after traditional external storage device is connected to electronic apparatus Product or connected mode cause envoy in the inconvenience used for a long time or in movement.Therefore, have been developed at present and be embedded with memory The electronic apparatus containment vessel of storage device.That is, when electronic apparatus is positioned over such containment vessel by user When middle, the memory storage apparatus that electronic apparatus can be embedded in containment vessel with this is connected, and thus expands electronic apparatus Memory capacity.However, during using this mode extended storage capacity, the Port of electronic apparatus can be by this memory storage Shared by device, and whenever being charged to electronic apparatus, it is necessary to electronic apparatus is taken out from containment vessel, Cause to use upper inconvenience.Therefore, how can be to movement when memory storage apparatus is connected to electronic apparatus, while again Electronic installation is charged, and is the target that this art personnel are endeavoured.

The content of the invention

The present invention provides a kind of memory storage apparatus and its method for managing power supply, and it can electrically connect with host apparatus When connecing, power supply is received from host apparatus while when being electrically connected with host apparatus and external power source feeding mechanism, from outer Connect formula power supply device and receive power supply so that host apparatus is charged.

One example of the present invention embodiment proposes a kind of memory storage apparatus, and it includes duplicative non-volatile holographic storage Device module, the first connecting interface unit, the second connecting interface unit, electric power management circuit and memorizer control circuit unit.The One connecting interface unit is to be connected to host apparatus, wherein there is the first connecting interface unit the first power pin to match somebody with somebody with passage Put pin.Second connecting interface unit has second source pin.Electric power management circuit is passing through the first connecting interface unit The first power pin receive the supply of the first power supply from host apparatus and voltage and supply operating voltage to memorizer control circuit Unit and rewritable non-volatile memory module.Memorizer control circuit unit is coupled to electric power management circuit, can made carbon copies Formula non-volatility memorizer, the first connecting interface unit and the second connecting interface unit.When external power supply device and second When connecting interface unit is electrically connected with, electric power management circuit is by the second source pin of the second connecting interface unit from external electrical Source supply device receives second source supply voltage and to supply output voltage non-to memorizer control circuit unit and duplicative Volatile storage module, wherein second source supply voltage can be supplied by the first power pin of the first connecting interface unit To host apparatus.When external power supply device and the electrical disconnecting of the second connecting interface unit, electric power management circuit passes through The passage configuration pin of one connecting interface unit receives the 3rd power supply supply voltage and supplies output voltage controls electricity to memory Road unit and rewritable non-volatile memory module.The is received configuring pin by the passage of the first connecting interface unit Three power supplys supply voltage during, when detected on the first power pin in the first connecting interface unit the first power supply supply voltage When, electric power management circuit receives the first power supply supply voltage by the first power pin of the first connecting interface unit and supplied defeated Go out voltage to the memorizer control circuit unit and rewritable non-volatile memory module.

In one example of the present invention embodiment, when external power supply device and the second connecting interface unit are electrically connected with When, electric power management circuit transmits first mode handover request to host apparatus, and wherein host apparatus please according to first mode switching Ask and switch to by power mode;And when external power supply device and the electrical disconnecting of the second connecting interface unit, power management Circuit transmission second mode handover request switches to power supply to host apparatus, wherein host apparatus according to second mode handover request Pattern.

In one example of the present invention embodiment, above-mentioned electric power management circuit include power input, first switch circuit, Second switch circuit and the 3rd on-off circuit.The first end of first switch circuit is coupled to power input, and first switch electricity Second end on road is coupled to the first power pin of the first connecting interface unit.The first end of second switch circuit is coupled to power supply Input, and the second end of second switch circuit is coupled to the second source pin of the second connecting interface unit.3rd switch electricity The first end on road is coupled to power input, and the second end of the 3rd on-off circuit is coupled to the collocation channel of the first connecting interface Pin.Memorizer control circuit unit and rewritable non-volatile memory module couples to above-mentioned power input.

In one example of the present invention embodiment, when detecting on the second source pin in the second connecting interface unit When two power supplys supply voltage, electric power management circuit opens second switch circuit to pass through the second source of the second connecting interface unit Pin receives second source supply voltage and supplies output voltage by power output end and gives from the external power supply device During the memorizer control circuit unit operates with rewritable non-volatile memory module.

In one example of the present invention embodiment, when detecting the second connecting interface unit and external power supply device electricity Property disconnecting when, electric power management circuit closes second switch, and opens the 3rd on-off circuit to pass through the first connecting interface unit Passage configuration pin receive the 3rd power supply supply voltage and by power output end supply output voltage to memory control electricity Road unit and rewritable non-volatile memory module.

In one example of the present invention embodiment, when detecting on the first power pin in the first connecting interface unit When one power supply supplies voltage, electric power management circuit closes the 3rd switch, and opens first switch circuit with by the first connection First power pin of interface unit receives the first power supply supply voltage, and supplies output voltage to storage by power output end Device control circuit unit and rewritable non-volatile memory module.

In one example of the present invention embodiment, electric power management circuit also includes power control circuit, power sense circuit And power supply switch circuit.Power sense circuit is coupled to power control circuit, and be coupled to first switch circuit the second end, Second end of second switch circuit and the second end of the 3rd on-off circuit.Power supply switch circuit is coupled to power control circuit, and And it is coupled to the control terminal of the control terminal of first switch circuit, the control terminal of second switch circuit and the 3rd on-off circuit.Work as electricity When power sense circuit detects that second source supplies voltage, first detection signal can be transmitted to power control circuit and power supply control Circuit processed can control power supply switch circuit to open second switch circuit according to first detection signal.When power sense circuit does not detect When supplying voltage to second source, can transmit the second detection signal to power control circuit and power control circuit can be according to the Two detection signals control power supply switch circuit closes second switch circuit with opening the 3rd on-off circuit.When power sense circuit is examined When measuring the first power supply supply voltage, can transmit the 3rd detection signal to power control circuit and power control circuit can basis 3rd detection signal control power supply switch circuit closes the 3rd on-off circuit with opening first switch circuit.

In one example of the present invention embodiment, electric power management circuit also includes mu balanced circuit, and it is coupled to the 3rd switch, And the passage to adjust by the first connecting interface unit configures the 3rd power supply that pin receives and supplies voltage.

One example of the present invention embodiment proposes a kind of method for managing power supply for memory storage apparatus, this memory Storage device includes rewritable non-volatile memory module, the first connecting interface unit, the second connecting interface unit, storage Device control circuit unit and electric power management circuit.This method for managing power supply includes:When the first connecting interface unit and host apparatus During electric connection, the first power supply is received from host apparatus by the first power pin of the first connecting interface unit and supplies voltage simultaneously And supply operating voltage is to memorizer control circuit unit and rewritable non-volatile memory module.This method for managing power supply Also include, when external power supply device and the electric connection of the second connecting interface unit, passing through the of the second connecting interface unit Two power pins receive second source supply voltage from external power supply device and supply output voltage controls electricity to memory Road unit and rewritable non-volatile memory module, wherein second source supply voltage can pass through the first connecting interface unit The first power pin be supplied to host apparatus.This method for managing power supply also includes:When external power supply device and second connect During the electrical disconnecting of connection interface unit, the passage that electric power management circuit passes through the first connecting interface unit configures pin and receives the 3rd electricity Source supplies voltage and supplies output voltage to the memorizer control circuit unit and rewritable non-volatile memory module. This method for managing power supply also includes:Pin, which is configured, in the passage by the first connecting interface unit receives the 3rd power supply supply voltage Period, when detecting that the first power supply supplies voltage on the first power pin in the first connecting interface unit, connect by first First power pin of connection interface unit, which receives the first power supply supply voltage and supplies output voltage, gives memorizer control circuit list Member and rewritable non-volatile memory module.

In one example of the present invention embodiment, above-mentioned method for managing power supply also includes:When external power supply device with When second connecting interface unit is electrically connected with, transmission first mode handover request is to host apparatus, and wherein host apparatus is according to the One mode switch request is switched to by power mode;And when external power supply device and the second electrical disconnecting of connecting interface unit When, transmission second mode handover request switches to power supply to host apparatus, wherein host apparatus according to second mode handover request Pattern.

In one example of the present invention embodiment, above-mentioned method for managing power supply also includes:When in the second connecting interface unit Second source pin on when detecting that second source supplies voltage, open second switch circuit to pass through the second connecting interface list The second source pin of member receives second source supply voltage from external power supply device and supplied by power output end defeated Go out voltage in memorizer control circuit unit and the running of rewritable non-volatile memory module.

In one example of the present invention embodiment, above-mentioned method for managing power supply also includes:When detecting the second connecting interface During the electrical disconnecting of unit and external power supply device, second switch is closed, and open the 3rd on-off circuit to pass through first The passage configuration pin of connecting interface unit receives the 3rd power supply supply voltage and supplies the output electricity by power output end Press to memorizer control circuit unit and rewritable non-volatile memory module.

In one example of the present invention embodiment, above-mentioned method for managing power supply also includes:When in the first connecting interface unit The first power pin on detect the first power supply supply voltage when, close the 3rd switch, and open first switch circuit with First power supply supply voltage is received by the first power pin of the first connecting interface unit and supplied by power output end defeated Go out voltage to memorizer control circuit unit and rewritable non-volatile memory module.

In one example of the present invention embodiment, above-mentioned method for managing power supply also includes:Adjustment passes through the first connecting interface The 3rd power supply supply voltage that the passage configuration pin of unit receives.

One example of the present invention embodiment proposes a kind of memory storage apparatus, and it includes duplicative non-volatile holographic storage Device module, the first connecting interface unit, the second connecting interface unit, electric power management circuit and memorizer control circuit unit.The One connecting interface unit is being connected to host apparatus.Memorizer control circuit unit is coupled to duplicative non-volatile holographic storage Device, the first connecting interface unit and the second connecting interface unit.Electric power management circuit is coupled to duplicative non-volatile holographic storage Device module and memorizer control circuit unit.When external power supply device is electrically connected to the second connecting interface unit, electricity Power management circuits receive second source supply voltage from external power supply device by the second connecting interface unit and supply fortune Make voltage to memorizer control circuit unit and rewritable non-volatile memory module.When the second connecting interface and external electrical During the electrical disconnecting of source supply device, electric power management circuit receives the first power supply from host apparatus by the first connecting interface unit and supplied Answer voltage and supply operating voltage to memorizer control circuit unit and rewritable non-volatile memory module.

In one example of the present invention embodiment, when external power supply device and the second connecting interface unit are electrically connected with When, electric power management circuit transmits first mode handover request to host apparatus, and wherein host apparatus please according to first mode switching Ask and switch to by power mode.Also, when external power supply device and the electrical disconnecting of the second connecting interface unit, power management Circuit transmission second mode handover request switches to power supply to host apparatus, wherein host apparatus according to second mode handover request Pattern.

Based on above-mentioned, the memory storage apparatus and its method for managing power supply of exemplary embodiment of the present invention can be in memories Storage device is connected under host apparatus, and external power supply device is connected into memory storage apparatus or from memory storage Removed in device, keep the power supply of memory storage apparatus to supply Simultaneous Stabilization.

For features described above of the invention and advantage can be become apparent, special embodiment below, and it is detailed to coordinate accompanying drawing to make Carefully it is described as follows.

Brief description of the drawings

Fig. 1 is the schematic diagram of the host apparatus and memory storage apparatus according to shown by an exemplary embodiment;

Fig. 2 is the schematic block diagram of the storage arrangement according to shown by an exemplary embodiment;

Fig. 3 is the schematic block diagram of the memorizer control circuit unit according to shown by an exemplary embodiment;

Fig. 4 and Fig. 5 is the example schematic of the management entity erased cell according to shown by an exemplary embodiment;

Fig. 6 is the schematic block diagram of the electric power management circuit according to shown by an exemplary embodiment of the invention;

Fig. 7 is the illustrative view of the electric power management circuit according to an example;

Fig. 8 is the illustrative view of the electric power management circuit according to another example;

Fig. 9 is the illustrative view of the electric power management circuit according to another example;

Figure 10 is the flow chart of the method for managing power supply according to shown by an exemplary embodiment.

Description of reference numerals:

11:Host apparatus;

10:Memory storage apparatus;

111:Processor;

112:RAM;

113:ROM;

114:Port;

115:Display;

116:Communication chip;

202:First connecting interface unit;

204:Second connecting interface unit;

206:Rewritable non-volatile memory module;

208:Memorizer control circuit unit;

210:Electric power management circuit;

302:Memory management circuitry;

304:Memory interface;

306:Buffer storage;

308:Error checking and correcting circuit;

410 (0)~410 (N):Entity erased cell;

402:Idle area;

406:System area;

408:Substitute area;

LBA (0)~LBA (H):Logical block addresses;

LZ (0)~LZ (M):Logic region;

602:First switch circuit;

604:Second switch circuit;

606:3rd on-off circuit;

608:Power control circuit;

610:Power sense circuit;

612:Power supply switch circuit;

614:Mu balanced circuit;

616:Power input;

P1:The first end of first switch circuit;

P2:Second end of first switch circuit;

C1:The control terminal of first switch circuit;

P3:The first end of second switch circuit;

P4:Second end of second switch circuit;

C2:The control terminal of second switch circuit;

P5:The first end of 3rd on-off circuit;

P6:Second end of the 3rd on-off circuit;

C3:The control terminal of 3rd on-off circuit;

802:External power supply device;

S1001:" the first power supply supply electricity is received from host apparatus by the first power pin of the first connecting interface unit Press and supply operating voltage to memorizer control circuit unit and rewritable non-volatile memory module " the step of;

S1003:The step of " determining whether that external power supply device and the second connecting interface unit are electrically connected with ";

S1005:" the second electricity is received from external power supply device by the second source pin of the second connecting interface unit Source supplies voltage and supplies output voltage to memorizer control circuit unit and rewritable non-volatile memory module, simultaneously Second source supply voltage can be supplied to host apparatus by the first power pin of the first connecting interface unit " the step of;

S1007:The step of " judge external power supply device whether with the second electrical disconnecting of connecting interface unit ";

S1009:" pin the 3rd power supply of reception supply voltage is configured by the passage of the first connecting interface unit and supplied defeated Go out voltage to the memorizer control circuit unit and rewritable non-volatile memory module " the step of;

S1011:" judge whether to detect the first power supply supply electricity on the first power pin of the first connecting interface unit The step of pressure ".

Embodiment

In general, memory storage apparatus (also referred to as, storage system) includes duplicative non-volatile holographic storage Device module and controller (also referred to as, control circuit unit).Being commonly stored device storage device is used together with host apparatus, so that Host apparatus can write data into memory storage apparatus or be read from memory storage apparatus data.

Fig. 1 is the schematic diagram of the host apparatus and memory storage apparatus according to shown by an exemplary embodiment.

Fig. 1 is refer to, host apparatus 11 is electronic apparatus, for example, smart mobile phone.Host apparatus 11 generally comprises place Manage device 111, random access memory (random access memory, RAM) 112, read-only storage (read only Memory, ROM) 113, Port 114, display 115, communication chip 116.

In this exemplary embodiment, host apparatus 11 is coupled by Port 114 and memory storage apparatus 10.Example Such as, host apparatus 11 can be write data into memory storage apparatus 10 by Port 114 or from memory storage apparatus 10 Middle reading data.

Fig. 2 is the schematic block diagram of the storage arrangement according to shown by an exemplary embodiment.

Fig. 2 is refer to, memory storage apparatus 10 includes the first connecting interface unit 202, the second connecting interface unit 204th, rewritable non-volatile memory module 206, memorizer control circuit unit 208 and electric power management circuit 210.

First connecting interface unit 202 is to be compatible to USB (Universal Serial Bus, USB) mark Standard, and to be connected to host apparatus 11.Connect for example, the first connecting interface unit 202 is USB 3.1Type-C males Mouth unit.

Second connecting interface unit 204 is also to be compatible to USB (Universal Serial Bus, USB) mark It is accurate.For example, the second connecting interface unit 204 is USB 3.0Type-A male connecting interface units.In this exemplary embodiment, Memory can be connected to by the second connecting interface unit 204 by providing the device (hereinafter referred to as external power supply device) of power supply Storage device 10.For example, this external power supply device can be computer, charger, portable power source etc..

Rewritable non-volatile memory module 206 is coupled to memorizer control circuit unit 208, and to deposit The data that storage host apparatus 11 is write.Rewritable non-volatile memory module 206 has entity erased cell 410 (0) ~410 (N).For example, entity erased cell 410 (0)~410 (N) can belong to same memory crystal grain (die) or belong to not Same memory crystal grain.Each entity erased cell has a plurality of entity program units respectively, wherein belonging to same reality The entity program unit of body erased cell can be written independently and simultaneously be erased.However, it is necessary to it is appreciated that, this hair Bright not limited to this, each entity erased cell be can by 64 entity program units, 256 entity program units or other Any entity program unit is formed.

In more detail, entity erased cell is the least unit erased.That is, each entity erased cell contains minimum The memory cell being erased in the lump of number.Entity program unit is the minimum unit of sequencing.That is, entity program unit To write the minimum unit of data.Each entity program unit generally includes data bit area and redundancy ratio special zone.Data ratio Special zone includes multiple entity access addresses to store the data of user, and redundancy ratio special zone is to the data of storage system (for example, control information and error correcting code).In this exemplary embodiment, the data bit area of each entity program unit It is middle to include 8 entity access addresses, and the size of an entity access address is 512 bit groups (byte).However, at other In exemplary embodiment, the more or less entity access addresses of number can be also included in data bit area, the present invention is not intended to limit The size and number of entity access address.For example, in an exemplary embodiment, entity erased cell is physical blocks, and Entity program unit is physical page or entity sector, but the present invention is not limited.

In this exemplary embodiment, rewritable non-volatile memory module 206 is single-order memory cell (Single Level Cell, TLC) NAND flash memory module (that is, can store the quick of 1 data bit in a memory cell Memory module).However, the invention is not restricted to this, it is single that rewritable non-volatile memory module 206 may also be multistage storage First (Multi Level Cell, MLC) NAND flash memory module (that is, can store 2 data ratios in a memory cell Special flash memory module), three rank memory cell (Trinary Level Cell, TLC) NAND flash memory module (that is, the flash memory module that 3 data bits can be stored in a memory cell) or other storages with identical characteristic Device module.

Memorizer control circuit unit 208 to perform the multiple gates or control instruction with hardware or software implementation, And the write-in of data is carried out in rewritable non-volatile memory module 206 according to the instruction of host apparatus 11, is read With the running such as erase.

Electric power management circuit 210 is coupled to memory management circuitry 302 and to control memory storage device 10 Power supply.

For example, in an exemplary embodiment, when storage arrangement 10 is electrically connected to by first interface connection unit 202 During host apparatus 11, electric power management circuit 210 can be received a power supply by first interface connection unit 202 and supply voltage (below Referred to as the first power supply supplies voltage) and it is non-volatile to duplicative according to this first power supply supply voltage offer operating voltage Memory module 206 and memorizer control circuit unit 208, are deposited so that memorizer control circuit unit 208 is initialized and performed Access to store operates.Now (that is, it is electrically connected in storage arrangement 10 under host apparatus 11), when external electrical feeding mechanism leads to When crossing second interface connection unit 204 and being electrically connected to memory storage apparatus 10, electric power management circuit 210 can change by second Interfacing unit 204 receives power supply supply voltage (hereinafter referred to as second source supply voltage), and according to this second electricity Source supply voltage provides operating voltage to rewritable non-volatile memory module 206 and memorizer control circuit unit 208, The voltage of second source supply simultaneously can be supplied to host apparatus 11 by first interface connection unit 202.

In more detail, when storage arrangement 10 is electrically connected to host apparatus 11 by first interface connection unit 202 When, host apparatus 11 can consult the mutual role of confirmation according to USB specification with memory storage apparatus 10.Consulting to confirm master Machine device 11 is master device and memory storage apparatus 10 is after device, and electric power management circuit 210 can pass through according to USB specification The power pin (below referring also to for the first power pin) of first interface connection unit 202 from host apparatus 11 receive power supply with Starting memory storage apparatus 10 makes host apparatus 11 to access host apparatus 11.It is master device and memory in host apparatus 11 Storage device 10 is under device, when external power supply device is electrically connected to storage by second interface connection unit 204 During device storage device 10, electric power management circuit 210 can require host apparatus 11 to the sending mode handover request of host apparatus 11 Role is changed (also to join below by the power pin of second interface connection unit 204 from device, and according to USB specification Examine as second source pin) receive power supply, while the power supply meeting that external power supply device provides from external power supply device Inputted by the power pin of first interface connection unit 202 to host apparatus 11, thus host apparatus 11 can be charged. That is when external electrical feeding mechanism is not electrically connected to memory storage apparatus 10, host apparatus 11 can be in power supply mould Formula, to provide power to memory storage apparatus 10;And when external electrical feeding mechanism is electrically connected to memory storage apparatus When 10, host apparatus 11 can be in by power mode, to carry out charging operations.

Particularly, in this exemplary embodiment, when being electrically connected to memory storage by second interface connection unit 204 The external power supply device of device 10 is removed (that is, external power supply device and 10 electrical disconnecting of memory storage apparatus) When, electric power management circuit 210 can be configured pin by the passage of first interface connection unit 202 and receive power supply supply voltage (hereinafter referred to as the 3rd power supply supplies voltage) provides operating voltage as stand-by power supply and according to this 3rd power supply supply voltage To rewritable non-volatile memory module 206 and memorizer control circuit unit 208, and the meeting of electric power management circuit 210 To the sending mode handover request of host apparatus 11 to require that host apparatus 11 changes role as master device.In the basis of host apparatus 11 After USB specification switches to master device again, electric power management circuit 210 can connect list according to USB specification by first interface The power pin of member 202 receives the first power supply supply voltage from host apparatus 11 and provided according to this first power supply supply voltage Operating voltage is to rewritable non-volatile memory module 206 and memorizer control circuit unit 208, to continue to transport Make.

Fig. 3 is the schematic block diagram of the memorizer control circuit unit according to shown by an exemplary embodiment.

Fig. 3 is refer to, memorizer control circuit unit 208 includes memory management circuitry 302, memory interface 304, delayed Rush memory 306 and error checking and correcting circuit 308.

Memory management circuitry 302 to control memory control circuit unit 208 overall operation.Specifically, deposit Reservoir management circuit 302 has multiple control instructions, and when memory storage apparatus 10 operates, this little control instruction can quilt Perform to carry out the write-in of data, read and the running such as erase.

In this exemplary embodiment, the control instruction of memory management circuitry 302 is to carry out implementation with software.For example, storage Device management circuit 302 has microprocessor unit (not shown) and read-only storage (not shown), and this little control instruction is It is programmed in so far read-only storage.When memory storage apparatus 10 operates, this little control instruction can be by microprocessor unit To perform to carry out the write-in of data, read and the running such as erase.

Fig. 4 and Fig. 5 is the example schematic of the management entity erased cell according to shown by an exemplary embodiment.

It will be appreciated that it is described herein the fortune of the entity erased cell of rewritable non-volatile memory module 206 When making, it is concept in logic to carry out application entity erased cell with the word such as " extraction ", " packet ", " division ", " association ".Namely Say, the physical location of the entity erased cell of rewritable non-volatile memory module is not changed, but in logic pair can The entity erased cell of manifolding formula non-volatile memory module is operated.

Fig. 4 is refer to, memorizer control circuit unit 208 (or memory management circuitry 302) can be by entity erased cell 410 (0)~410 (N) are logically grouped into data field 402, idle area 404, system area 406 and substitution area 408.

The entity erased cell for logically belonging to data field 402 and idle area 404 is to store to come from host apparatus 11 data.Specifically, the entity erased cell of data field 402 is regarded as the entity erased cell of data storage, and The entity erased cell in idle area 404 is the entity erased cell to replacement data area 402.That is, filled when from main frame When putting 11 and receiving write instruction and the data to be write, memorizer control circuit unit 208 (or memory management circuitry 302) It can use and entity erased cell is extracted from idle area 404 to write data, with the entity erased cell in replacement data area 402.

The entity erased cell for logically belonging to system area 406 is to record system data.For example, system data includes Manufacturer and the entity of model, rewritable non-volatile memory module on rewritable non-volatile memory module The entity program unit number etc. of erased cell number, each entity erased cell.

It is to be used for bad entity erased cell substitution program to logically belong to substitute the entity erased cell in area 408, to take The entity erased cell of generation damage.Specifically, if still having normal entity erased cell and data in substitution area 408 During the entity erased cell damage in area 402, memorizer control circuit unit 208 (or memory management circuitry 302) can be from substitution Normal entity erased cell is extracted in area 408 to change the entity erased cell of damage.

Particularly, the quantity meeting of data field 402, idle area 404, system area 406 and the entity erased cell in substitution area 408 It is different according to different memory specifications.Further, it is necessary to be appreciated that, in the running of memory storage apparatus 10, The packet relation that entity erased cell associates to data field 402, idle area 404, system area 406 and substitution area 408 can be dynamically Change.For example, when the entity erased cell damage in idle area 404 is substituted the entity erased cell substitution in area 408, then The entity erased cell in the area 408 of substitution originally can be associated to idle area 404.

Fig. 5 is refer to, memorizer control circuit unit 208 (or memory management circuitry 302) is with can configuring logical blocks For location LBA (0)~LBA (H) to map the entity erased cell of data field 402, each of which logical block addresses have multiple patrol Address is collected to map the entity program unit of corresponding entity erased cell.Also, when host apparatus 11 is intended to write data to When logical address or renewal are stored in the data in logical address, memorizer control circuit unit 208 (or memory management circuitry 302) an entity erased cell can be extracted from idle area 404 and writes data as start entity erased cell, to rotate The entity erased cell of data field 402.Also, when this is fully written as the entity erased cell of start entity erased cell, The entity that memorizer control circuit unit 208 (or memory management circuitry 302) can extract sky from idle area 404 again is erased list Member is used as start entity erased cell, to continue to write to updating the data for the corresponding write instruction for coming from host computer system 1000. In addition, when the number of available entity erased cell in idle area 404 is less than preset value, memorizer control circuit unit 208 (or memory management circuitry 302) can perform collecting garbage (garbage collection) operation, and (also referred to as, valid data close And operate) arrange the valid data in data field 402, the entity without storage valid data in data field 402 is erased list Member associates to idle area 404 again.

In order to identify which entity program unit is the data of each logical address be stored in, in this exemplary embodiment In, memorizer control circuit unit 208 (or memory management circuitry 302) can record logical address and entity program unit it Between mapping relations.For example, in this exemplary embodiment, memorizer control circuit unit 208 (or memory management circuitry 302) Logical address-physical address mapping table can be stored in rewritable non-volatile memory module 206 to record each logic The entity program unit that address is mapped.When data to be accessed memorizer control circuit unit 208 (or memory management electricity Road 302) logical address-physical address mapping table can be loaded into buffer storage 306 to safeguard, and according to logical address- Physical address mapping table writes or read data.

It is noted that due to buffer storage 306 finite capacity can not stored record all logical addresses reflect The mapping table of relation is penetrated, therefore, in this exemplary embodiment, memorizer control circuit unit 208 (or memory management circuitry 302) logical block addresses LBA (0)~LBA (H) can be grouped into multiple logic region LZ (0)~LZ (M), and is patrolled to be each Collect region configuration one logical address-physical address mapping table.Particularly, when (or the memory of memorizer control circuit unit 208 Management circuit 302) when being intended to update the mapping of some logical block addresses, correspond to logic region belonging to this logical block addresses Logical address-physical address mapping table can be loaded on buffer storage 306 to be updated.

In another exemplary embodiment of the present invention, the control instruction of memory management circuitry 302 can also procedure code form The specific region of rewritable non-volatile memory module 206 is stored in (for example, being exclusively used in storage system in memory module The system area of data) in.In addition, memory management circuitry 302 has microprocessor unit (not shown), read-only storage (not Show) and random access memory (not shown).Particularly, this read-only storage has driving code, and when memory controls When circuit unit 208 is enabled, microprocessor unit can first carry out this driving code section, and will to be stored in duplicative non-volatile Control instruction in memory module 206 is loaded into the random access memory of memory management circuitry 302.Afterwards, micro- place Reason device unit can operate this little control instruction to carry out the write-in of data, read and the running such as erase.

In addition, in another exemplary embodiment of the present invention, the control instruction of memory management circuitry 302 can also a hardware Carry out implementation.For example, memory management circuitry 302 includes microcontroller, Storage Unit Management circuit, memory write circuit, deposited Reservoir reading circuit, memory are erased circuit and data processing circuit.Storage Unit Management circuit, memory write circuit, deposit Reservoir reading circuit, memory erase circuit and data processing circuit is coupled to microcontroller.Wherein, Storage Unit Management electricity Road is managing the entity erased cell of rewritable non-volatile memory module 206;Memory write circuit is to pair can Manifolding formula non-volatile memory module 206 assigns write instruction to write data into rewritable non-volatile memory mould In block 206;Memory reading circuitry is assigning reading instruction to rewritable non-volatile memory module 206 with from can answer Write in formula non-volatile memory module 206 and read data;Memory erases circuit to duplicative non-volatile holographic storage Device module 206, which is assigned, erases instruction so that data to be erased from rewritable non-volatile memory module 206;And data processing Circuit to handle be intended to write it is to the data of rewritable non-volatile memory module 206 and non-volatile from duplicative The data read in memory module 206.

Referring again to Fig. 3, memory interface 304 is coupled to memory management circuitry 302 and can made carbon copies to access Formula non-volatile memory module 206.That is, it is intended to write to the data of rewritable non-volatile memory module 206 The receptible form of the institute of rewritable non-volatile memory module 206 can be converted to by memory interface 304.

Buffer storage 306, which is coupled to memory management circuitry 302 and is configured to temporarily store, comes from host apparatus 11 Temporal data and the data for instructing or coming from rewritable non-volatile memory module 206.

Error checking and correcting circuit 308 be coupled to memory management circuitry 302 and to perform error checking with Correction program is to ensure the correctness of data.For example, refer to when memory management circuitry 302 receives write-in from host apparatus 11 When making, error checking can be error checking and correcting code corresponding to the data generation of this corresponding write instruction with correcting circuit 308 (Error Checking and Correcting Code, ECC Code), and memory management circuitry 302 can will correspond to this The data of write instruction are write into rewritable non-volatile memory module 206 with corresponding error checking and correcting code. Afterwards, can be read simultaneously when memory management circuitry 302 reads data from rewritable non-volatile memory module 206 Error checking and correcting code corresponding to this data, and error checking can be according to this error checking and correction with correcting circuit 308 Code performs error checking and correction program to the data read.

Fig. 6 is the schematic block diagram of the electric power management circuit according to shown by an exemplary embodiment of the invention.

Fig. 6 is refer to, electric power management circuit 210 includes first switch circuit 602, second switch circuit the 604, the 3rd switchs Circuit 606, power control circuit 608, power sense circuit 610, power supply switch circuit 612, mu balanced circuit 614, power input End 616.

First switch circuit 602 includes first end P1, the second end P2 and control terminal C1, first end P1 are coupled to the first connection The power pin of interface unit 202, the second end P2 are coupled to power input 616, and control terminal C1 is coupled to power supply switch circuit 612。

Second switch circuit 604 includes first end P3, the second end P4 and control terminal C2, first end P3 are coupled to the second connection The power pin of interface unit 204, the second end P4 are coupled to power input 616, and control terminal C2 is coupled to power supply switch circuit 612。

3rd on-off circuit 606 includes first end P5, the second end P6 and control terminal C3, and first end P5 is coupled to the first connection The passage configuration pin of interface unit 202, the second end P6 are coupled to power input 616, and control terminal C3 is coupled to power supply switching Circuit 612.

When memory storage apparatus 10 is not connected to host apparatus 11, first switch circuit 602, second switch circuit 604th, the 3rd on-off circuit 606 can be in the original state closed, i.e. first switch circuit 602, second switch circuit 604, the Three on-off circuits 606 all do not turn on.

Power control circuit 608 is coupled to power sense circuit 610 and power supply switch circuit 612, and to according to electricity The testing result control power supply switch circuit 612 of power sense circuit 610 is turned on and off first switch circuit 602, second opened The powered-down on-off circuit 606 of road 604 and the 3rd.

Power sense circuit 610 is to detect the voltage on first end P1, first end P3 and first end P5, and by foundation Testing result transmits detection signal to power control circuit 608.

Power supply switch circuit 612 to according to power control circuit 608 instruction come operational control end C1, control terminal C2 with Control terminal C3 is to be turned on and off first switch circuit 602, the on-off circuit 606 of second switch circuit 604 and the 3rd.

Mu balanced circuit 614 is adjusting the voltage received from the passage of the first connecting interface unit 202 configuration pin.Example Such as, the power pin of the power pin of the first connecting interface unit 202 and the second connecting interface unit 204 is to receive 5 volts (V) Operating voltage of the voltage to be used as memorizer control circuit unit 208 and rewritable non-volatile memory module 206.Such as Upper described, this exemplary embodiment, electric power management circuit 210 can use from the passage of the first connecting interface unit 202 and configure pin For the power supply of reception as stand-by power supply, the voltage that the passage configuration pin to ensure from the first connecting interface unit 202 receives can Stablize as the operating voltage for being supplied to memorizer control circuit unit 208 and rewritable non-volatile memory module 206, Mu balanced circuit 614 adjusts the voltage that the passage configuration pin from the first connecting interface unit 202 is received to 5V.

Power input 616 is coupled to memorizer control circuit unit 208 and rewritable non-volatile memory module 206, for answering operating voltage to memorizer control circuit unit 208 and rewritable non-volatile memory module 206.

Fig. 7 is the illustrative view of the electric power management circuit according to an example.

Fig. 7 is refer to, when the first connecting interface unit 202 of memory storage apparatus 10 is connected to main frame dress by user When putting 11 Port, host apparatus 11 can carry out friendship with memory storage apparatus 10 according to USB specification and hold (handshaking) and confirm that host apparatus 11 is master device and memory storage apparatus 10 is from device.Base this, power supply control Circuit 608 processed can transmit control signal to power supply switch circuit 612, and power supply switch circuit 612 can be according to this control signal The control terminal C1 of first switch circuit 602 is opened, to turn on first switch circuit 602.In this case, host apparatus 11 can be located In host supplying power pattern, wherein electric power management circuit 210 can receive power supply by the power pin of the first connecting interface unit 202 Voltage (supplying voltage below with reference to for the first power supply) is supplied, and operating voltage is supplied extremely from there through power input 616 Memorizer control circuit unit 208 and rewritable non-volatile memory module 206.

Fig. 8 is the illustrative view of the electric power management circuit according to another example.

Fig. 8 is refer to, if under the host supplying power pattern shown in Fig. 7, when user connects external power supply device 802 When being connected to the second connecting interface unit 204 of memory storage apparatus 10, power sense circuit 610 can detect that the second connection connects Power supply supply voltage (supplying voltage below with reference to for second source) is received on the power pin of mouth unit 204, and is passed Detection signal (below with reference to for first detection signal) is sent to power control circuit 608.After first detection signal is received, power supply Control circuit 608 can be assigned according to this first detection signal to be instructed so that power supply switch circuit 612 closes first switch circuit 602 Control terminal C1 (that is, first switch circuit is nonconducting state) and open the control terminal C2 (that is, of second switch circuit 604 Two on-off circuits are conducting state).Then, memory storage apparatus 10 can according to USB specification sending mode handover request (with Under be referenced as first mode handover request), and when the role of host apparatus 11 is replaced by from device from master device, power supply control Circuit 608 processed can transmit control signal to power supply switch circuit 612, and power supply switch circuit 612 can be according to this control signal The control terminal C1 of first switch circuit 602 is opened, to turn on first switch circuit 602.In this case, host apparatus 11 can be located In main frame second can be received by power mode, wherein electric power management circuit 210 by the power pin of the second connecting interface unit 204 Power supply supply voltage, and from there through power input 616 supply operating voltage to memorizer control circuit unit 208 with can Manifolding formula non-volatile memory module 206.Particularly, second source supply voltage can pass through the first connecting interface unit 202 Power pin be sent to host apparatus 11, to be charged to host apparatus 11.

Fig. 9 is the illustrative view of the electric power management circuit according to another example.

Fig. 9 is refer to, if in the case where the main frame shown in Fig. 8 is by power mode, when user moves external power supply device 802 During except (that is, the 204 electrical disconnecting of the second connecting interface unit of external power supply device 802 and memory storage apparatus 10), Power sense circuit 610 can can't detect second source supply voltage on the power pin of the second connecting interface unit 204, and And transmission detection signal gives power control circuit 608 (below with reference to for the second detection signal).After the second detection signal is received, Power control circuit 608 can be assigned according to this second detection signal to be instructed so that power supply switch circuit 612 closes second switch electricity The control terminal C2 (that is, second switch circuit is nonconducting state) on road 604 and the control terminal C3 for opening the 3rd on-off circuit 606 (that is, the 3rd on-off circuit is conducting state).In this case, memory storage apparatus 10 can be in stand-by power supply power supply mould Formula, wherein electric power management circuit 210 can be configured pin by the passage of the first connecting interface unit 202 and receive power supply supply voltage (supplying voltage below with reference to for the 3rd power supply), and operating voltage is supplied to memory control from there through power input 616 Circuit unit 208 processed and rewritable non-volatile memory module 206.

Then, memory storage apparatus 10 can according to USB specification sending mode handover request (below with reference to for the second mould Formula handover request), and when the role of host apparatus 11 from device from when being replaced by master device, power control circuit 608 can pass Control signal is sent to power supply switch circuit 612, and power supply switch circuit 612 can close the 3rd switch electricity according to this control signal The control terminal C3 (that is, the 3rd on-off circuit is nonconducting state) on road 606 simultaneously opens the control terminal C1 of first switch circuit 602 (that is, first switch circuit is conducting state), thus returns to host supplying power pattern as shown in Figure 7.In general, pattern switching During, it can continue mutually to transfer between memory storage apparatus 10 and host apparatus 11 with receiving agreement instruction, about need 55 milliseconds (ms) is wanted to complete role switching.

Based on above-mentioned, come using memory storage apparatus 10 in the example of expanding main frame device 11, user can be direct External power supply device 802 is connected to memory storage apparatus 10 to be charged for host apparatus 11, and in outside During 802 disconnecting of power supply device, memory storage apparatus 10 can revert to the state of the power supply of host apparatus 11 again.

Figure 10 is the flow chart of the method for managing power supply according to shown by an exemplary embodiment.

Figure 10 is refer to, when the first connecting interface unit 202 is electrically connected with host apparatus 11, in step S1001, electricity Power management circuits 210 receive the first power supply supply electricity by the power pin of the first connecting interface unit 202 from host apparatus 11 Press and supply operating voltage to memorizer control circuit unit 208 and rewritable non-volatile memory module 206.Also It is to say, memory storage apparatus 10 can enter the host supplying power mould using host apparatus 11 as power source in step S1001 Formula, and the example of host supplying power pattern has coordinated Fig. 7 to be described in detail as above, is not repeated to describe herein.

In the step s 1003, electric power management circuit 210 has determined whether that external power supply device 802 and second connects Connection interface unit 204 is electrically connected with.Judge what the connecting interface unit 204 of external power supply device 802 and second was electrically connected with Example has coordinated Fig. 8 to be described in detail as above, is not repeated to describe herein.

If judge that no external power supply device 802 is electrically connected with the second connecting interface unit 204, then step S1001 can be persistently performed.

If have the electric connection of the connecting interface unit 204 of external power supply device 802 and second, in step S1005, Electric power management circuit 210 can receive the by the power pin of the second connecting interface unit 204 from external power supply device 802 Two power supplys supply voltage and supply output voltage to memorizer control circuit unit 208 and rewritable non-volatile memory mould Block 206, while second source supply voltage can be supplied to host apparatus by the power pin of the first connecting interface unit 202 11.That is, memory storage apparatus 10 can enter main frame by power mode in step S1005, and main frame is by power mode Example has coordinated Fig. 8 to be described in detail as above, is not repeated to describe herein.

Then, in step 1007, whether electric power management circuit 210 can judge external power supply device 802 with second The 204 electrical disconnecting of connecting interface unit.

If external power supply device 802 is not with the second connecting interface 204 electrical disconnecting of unit, step S1005 meetings Persistently it is performed.

If during 802 and second connecting interface 204 electrical disconnecting of unit of external power supply device, in step S1009, Electric power management circuit 210 can be configured pin by the passage of the first connecting interface unit 202 and receive the 3rd power supply supply voltage simultaneously Output voltage is supplied to the memorizer control circuit unit 208 and rewritable non-volatile memory module 206.Namely Say, memory storage apparatus 10 can enter stand-by power supply supplying mode in step S1009, and the model of stand-by power supply supplying mode Example has coordinated Fig. 9 to be described in detail as above, is not repeated to describe herein.

Then, in step S1011, electric power management circuit 210 determines whether the power supply in the first connecting interface unit 202 Detect that the first power supply supplies voltage on pin.

If not when detecting that the first power supply supplies voltage on the power pin of the first connecting interface unit 202, step S1009 can be persistently performed.

If when detecting that the first power supply supplies voltage on the power pin of the first connecting interface unit 202, step S1001 can be performed.That is, it is main frame powering mode that memory storage apparatus 10, which is replied,.

In summary, the memory storage apparatus and method for managing power supply of exemplary embodiment of the present invention, can be filled in main frame The Port put be stored by storage device take under, by by external power supply device be connected to memory storage apparatus and Host apparatus is charged.For example, as user by host apparatus to be embedded with the containment vessel of memory storage apparatus to protect When protecting and expanding capacity, user need not be by containment vessel removal, so that it may host apparatus is charged, greatly reduces use The inconvenience of person.

Finally it should be noted that:Various embodiments above is merely illustrative of the technical solution of the present invention, rather than its limitations;To the greatest extent The present invention is described in detail with reference to foregoing embodiments for pipe, it will be understood by those within the art that:Its according to The technical scheme described in foregoing embodiments can so be modified, either which part or all technical characteristic are entered Row equivalent substitution;And these modifications or replacement, the essence of appropriate technical solution is departed from various embodiments of the present invention technology The scope of scheme.

Claims (17)

1. a kind of memory storage apparatus, including:
One rewritable non-volatile memory module;
One first connecting interface unit, to be connected to a host apparatus, wherein the first connecting interface unit has one the One power pin and passage configuration pin;
One second connecting interface unit, there is a second source pin;
One electric power management circuit, to be connect by the first power pin of the first connecting interface unit from the host apparatus Receive one first power supply supply voltage and supply an operating voltage to the memorizer control circuit unit and the duplicative Non-volatile memory module;And
One memorizer control circuit unit, it is coupled to the electric power management circuit, the rewritable non-volatile memory, institute The first connecting interface unit and the second connecting interface unit are stated,
When an external power supply device and the second connecting interface unit are electrically connected with, the electric power management circuit passes through The second source pin of the second connecting interface unit receives a second source from the external power supply device and supplied Answer voltage and supply the output voltage to the memorizer control circuit unit and the rewritable non-volatile memory Module, wherein second source supply voltage can be supplied by first power pin of the first connecting interface unit To the host apparatus;
When external power supply device disconnecting electrical with the second connecting interface unit, the electric power management circuit leads to The passage configuration pin for crossing the first connecting interface unit receives one the 3rd power supply supply voltage and supplies the output Voltage is to the memorizer control circuit unit and the rewritable non-volatile memory module;
During pin is configured by the passage of the first connecting interface unit and receives the 3rd power supply supply voltage, It is described when detecting the first power supply supply voltage on first power pin in the first connecting interface unit Electric power management circuit receives first power supply by first power pin of the first connecting interface unit and supplies electricity Press and supply the output voltage to the memorizer control circuit unit and the rewritable non-volatile memory module.
2. memory storage apparatus according to claim 1, wherein when the external power supply device and described second When connecting interface unit is electrically connected with, the electric power management circuit transmits a first mode handover request and gives the host apparatus, Wherein described host apparatus switches to one by power mode according to the first mode handover request,
Wherein when external power supply device disconnecting electrical with the second connecting interface unit, the power management electricity Road transmits a second mode handover request and gives the host apparatus, wherein the host apparatus please according to second mode switching Ask and switch to a powering mode.
3. memory storage apparatus according to claim 1, wherein the electric power management circuit include a power input, One first switch circuit, a second switch circuit and one the 3rd on-off circuit,
One first end of the first switch circuit is coupled to the power input, and the one second of the first switch circuit End is coupled to first power pin of the first connecting interface unit,
One first end of the second switch circuit is coupled to the power input, and the one second of the second switch circuit End is coupled to the second source pin of the second connecting interface unit,
One first end of the 3rd on-off circuit is coupled to the power input, and the one second of the 3rd on-off circuit End is coupled to the collocation channel pin of the first connecting interface unit,
The memorizer control circuit unit and the rewritable non-volatile memory module couples to the power input End.
4. memory storage apparatus according to claim 3, wherein when described the of the second connecting interface unit When the second source supply voltage is detected on two power pins, the electric power management circuit opens the second switch circuit To receive described the from the external power supply device by the second source pin of the second connecting interface unit Two power supplys supply voltage, and by the power output end supply the output voltage to the memorizer control circuit unit with The rewritable non-volatile memory module.
5. memory storage apparatus according to claim 4, wherein when detecting the second connecting interface unit and institute When stating the electrical disconnecting of external power supply device, the electric power management circuit closes the second switch, and opens described the Three on-off circuits receive the 3rd power supply supply electricity to configure pin by the passage of the first connecting interface unit Press and supply the output voltage to the memorizer control circuit unit and the duplicative by the power output end Non-volatile memory module.
6. memory storage apparatus according to claim 5, wherein when described the of the first connecting interface unit When the first power supply supply voltage is detected on one power pin, the electric power management circuit closes the 3rd switch, and And the first switch circuit is opened to receive described the by first power pin of the first connecting interface unit One power supply supplies voltage, and by the power output end supply the output voltage to the memorizer control circuit unit with The rewritable non-volatile memory module.
7. memory storage apparatus according to claim 6, wherein the electric power management circuit also includes:
One power control circuit,
One power sense circuit, the power control circuit is coupled to, and is coupled to described the of the first switch circuit Second end at two ends, second end of the second switch circuit and the 3rd on-off circuit,
One power supply switch circuit, the power control circuit is coupled to, and is coupled to a control of the first switch circuit One control terminal at end, a control terminal of the second switch circuit and the 3rd on-off circuit,
Wherein when the power sense circuit detects the second source supply voltage, a first detection signal can be transmitted extremely It is electric that the power control circuit and the power control circuit can control the power supply to switch according to the first detection signal The second switch circuit is opened on road,
Wherein when the power sense circuit is not detected by the second source supply voltage, one second detection signal can be transmitted According to second detection signal power supply can be controlled to switch to the power control circuit and the power control circuit Circuit closes the second switch circuit with opening the 3rd on-off circuit,
Wherein when the power sense circuit detects the first power supply supply voltage, one the 3rd detection signal can be transmitted extremely It is electric that the power control circuit and the power control circuit can control the power supply to switch according to the 3rd detection signal The 3rd on-off circuit is closed with opening the first switch circuit in road.
8. memory storage apparatus according to claim 7, wherein the electric power management circuit also includes:
One mu balanced circuit, the 3rd switch is coupled to, and to adjust by described in the first connecting interface unit The 3rd power supply supply voltage that passage configuration pin receives.
9. a kind of method for managing power supply, for a memory storage apparatus, the memory storage apparatus includes a duplicative Non-volatile memory module, one first connecting interface unit, one second connecting interface unit, a memorizer control circuit unit With an electric power management circuit, the method for managing power supply includes:
When the first connecting interface unit and a host apparatus are electrically connected with, pass through the one of the first connecting interface unit First power pin, which receives one first power supply supply voltage from the host apparatus and supplies an operating voltage, gives the storage Device control circuit unit and the rewritable non-volatile memory module;
When an external power supply device and the second connecting interface unit are electrically connected with, pass through second connecting interface One second source pin of unit receives second source supply voltage from the external power supply device and supplied described defeated Go out voltage to the memorizer control circuit unit and the rewritable non-volatile memory module, wherein second electricity Source supply voltage can be supplied to the host apparatus by first power pin of the first connecting interface unit;
When external power supply device disconnecting electrical with the second connecting interface unit, the electric power management circuit leads to The passage configuration pin for crossing the first connecting interface unit receives one the 3rd power supply supply voltage and supplies the output electricity Press to the memorizer control circuit unit and the rewritable non-volatile memory module;And
Received configuring pin by the passage of the first connecting interface unit during the 3rd power supply supplies voltage, when When the first power supply supply voltage is detected on first power pin of the first connecting interface unit, by described First power pin of first connecting interface unit receives the first power supply supply voltage and supplies the output voltage To the memorizer control circuit unit and the rewritable non-volatile memory module.
10. method for managing power supply according to claim 9, in addition to:
When the external power supply device and the second connecting interface unit are electrically connected with, transmission one first mode switching Ask to the host apparatus, wherein the host apparatus switches to one by power mode according to the first mode handover request,
When external power supply device disconnecting electrical with the second connecting interface unit, transmission one second mode switching Ask to the host apparatus, wherein the host apparatus switches to a powering mode according to the second mode handover request.
11. method for managing power supply according to claim 9, wherein the electric power management circuit include a power input, One first switch circuit, a second switch circuit and one the 3rd on-off circuit,
One first end of the first switch circuit is coupled to the power input, and the one second of the first switch circuit End is coupled to first power pin of the first connecting interface unit,
One first end of the second switch circuit is coupled to the power input, and the one second of the second switch circuit End is coupled to the second source pin of the second connecting interface unit,
One first end of the 3rd on-off circuit is coupled to the power input, and the one second of the 3rd on-off circuit End is coupled to a collocation channel pin of first connecting interface,
The memorizer control circuit unit and the rewritable non-volatile memory module couples to the power input End.
12. method for managing power supply according to claim 11, in addition to:
When detecting the second source supply voltage on the second source pin in the second connecting interface unit, open The second switch circuit by the second source pin of the second connecting interface unit from the external power source to be supplied Answer device to receive the second source supply voltage and supply the output voltage to the storage by the power output end Device control circuit unit and the rewritable non-volatile memory module.
13. method for managing power supply according to claim 12, in addition to:
When detecting the electrical disconnecting of the second connecting interface unit and the external power supply device, described second is closed Switch, and open the 3rd on-off circuit and received with configuring pin by the passage of the first connecting interface unit 3rd power supply, which supplies voltage and supplies the output voltage by the power output end, gives the memorizer control circuit Unit and the rewritable non-volatile memory module.
14. method for managing power supply according to claim 13, in addition to:
When detecting the first power supply supply voltage on first power pin in the first connecting interface unit, The 3rd switch is closed, and opens the first switch circuit with by described the first of the first connecting interface unit Power pin receives the first power supply supply voltage and supplies the output voltage by the power output end and deposited to described Memory control circuit unit and the rewritable non-volatile memory module.
15. method for managing power supply according to claim 14, in addition to:
The 3rd power supply that adjustment configures pin reception by the passage of the first connecting interface unit supplies voltage.
16. a kind of memory storage apparatus, including:
One rewritable non-volatile memory module;
One first connecting interface unit, to be connected to a host apparatus;
One second connecting interface unit;And
One memorizer control circuit unit, it is coupled to the rewritable non-volatile memory, the first connecting interface list First and the second connecting interface unit;
One electric power management circuit, it is coupled to the rewritable non-volatile memory module and the memorizer control circuit list Member,
Wherein when an external power supply device is electrically connected to the second connecting interface unit, the electric power management circuit One second source is received from the external power supply device by the second connecting interface unit and supplies voltage and supply one Operating voltage gives the memorizer control circuit unit and the rewritable non-volatile memory module,
Wherein when second connecting interface disconnecting electrical with the external power supply device, the electric power management circuit leads to The first connecting interface unit is crossed to receive one first power supply supply voltage from the host apparatus and supply the operating voltage To the memorizer control circuit unit and the rewritable non-volatile memory module.
17. memory storage apparatus according to claim 16, wherein when the external power supply device and described the When two connecting interface units are electrically connected with, the electric power management circuit transmits a first mode handover request and filled to the main frame Put, wherein the host apparatus switches to one by power mode according to the first mode handover request,
Wherein when external power supply device disconnecting electrical with the second connecting interface unit, the power management electricity Road transmits a second mode handover request and gives the host apparatus, wherein the host apparatus please according to second mode switching Ask and switch to a powering mode.
CN201610338976.9A 2016-05-20 2016-05-20 Memory storage apparatus and its method for managing power supply CN107402622A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610338976.9A CN107402622A (en) 2016-05-20 2016-05-20 Memory storage apparatus and its method for managing power supply

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610338976.9A CN107402622A (en) 2016-05-20 2016-05-20 Memory storage apparatus and its method for managing power supply

Publications (1)

Publication Number Publication Date
CN107402622A true CN107402622A (en) 2017-11-28

Family

ID=60389606

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610338976.9A CN107402622A (en) 2016-05-20 2016-05-20 Memory storage apparatus and its method for managing power supply

Country Status (1)

Country Link
CN (1) CN107402622A (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6532500B1 (en) * 2000-01-24 2003-03-11 Dell Products L.P. System and method to support out-band storage subsystem management via SCSI bus when operating power to a computer system is off
CN101359316A (en) * 2007-08-03 2009-02-04 大唐移动通信设备有限公司;上海大唐移动通信设备有限公司 Method and apparatus for implementing general-purpose serial bus USB OTG
US20090193156A1 (en) * 2008-01-28 2009-07-30 Sony Nec Optiarc Inc. Peripheral device, method of operating peripheral device, host device, method of operating host device, and electronic device system
TW201535100A (en) * 2014-03-05 2015-09-16 Acer Inc Electronic device and power management method
CN105320620A (en) * 2014-08-01 2016-02-10 群联电子股份有限公司 Memory storage device, control method of memory storage device, memory control circuit unit and memory control circuit module

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6532500B1 (en) * 2000-01-24 2003-03-11 Dell Products L.P. System and method to support out-band storage subsystem management via SCSI bus when operating power to a computer system is off
CN101359316A (en) * 2007-08-03 2009-02-04 大唐移动通信设备有限公司;上海大唐移动通信设备有限公司 Method and apparatus for implementing general-purpose serial bus USB OTG
US20090193156A1 (en) * 2008-01-28 2009-07-30 Sony Nec Optiarc Inc. Peripheral device, method of operating peripheral device, host device, method of operating host device, and electronic device system
TW201535100A (en) * 2014-03-05 2015-09-16 Acer Inc Electronic device and power management method
CN105320620A (en) * 2014-08-01 2016-02-10 群联电子股份有限公司 Memory storage device, control method of memory storage device, memory control circuit unit and memory control circuit module

Similar Documents

Publication Publication Date Title
US8832361B2 (en) Storage device including flash memory and capable of predicting storage device performance based on performance parameters
EP0477503B1 (en) Method of recording data in memory card having eeprom and memory card system using the same
KR100975178B1 (en) Data storage device
US8037232B2 (en) Data protection method for power failure and controller using the same
US7277973B2 (en) Interface apparatus
JP2007280431A (en) Storage device
US8166233B2 (en) Garbage collection for solid state disks
TWI408597B (en) Initialization of flash storage via an embedded controller
JP2007272635A (en) Memory system and controller
US7057942B2 (en) Memory management device and memory device
KR20100123635A (en) Pcm memories for storage bus interfaces
CN1230829C (en) Data processing method in quick electric erasing and writing programmable read-only memory system
US8239639B2 (en) Method and apparatus for providing data type and host file information to a mass storage system
US8261012B2 (en) Non-volatile semiconductor memory comprising power fail circuitry for flushing write data in response to a power fail signal
US20050204187A1 (en) System and method for managing blocks in flash memory
US8166258B2 (en) Skip operations for solid state disks
CN102754088B (en) For the method and system of backstage while in nonvolatile memory array and foregrounding
TWI436208B (en) Apparatuses for managing and accessing flash memory module
US8775771B2 (en) Block management method for a flash memory and flash memory controller and storage system using the same
US8386698B2 (en) Data accessing method for flash memory and storage system and controller using the same
KR20010005824A (en) Moving sectors within a block in a flash memory
KR20070110264A (en) Data relocation in a memory system
CN104126178A (en) SLC-MLC wear balancing
US8225067B2 (en) Multilevel cell NAND flash memory storage system, and controller and access method thereof
JPH10124381A (en) Semiconductor storage device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination