CN107273767A - A kind of solid state hard disc data guard method and solid state hard disc - Google Patents
A kind of solid state hard disc data guard method and solid state hard disc Download PDFInfo
- Publication number
- CN107273767A CN107273767A CN201710357791.7A CN201710357791A CN107273767A CN 107273767 A CN107273767 A CN 107273767A CN 201710357791 A CN201710357791 A CN 201710357791A CN 107273767 A CN107273767 A CN 107273767A
- Authority
- CN
- China
- Prior art keywords
- data
- page
- solid state
- hard disc
- state hard
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/78—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data
- G06F21/79—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data in semiconductor storage media, e.g. directly-addressable memories
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
- G06F12/0873—Mapping of cache memory to specific storage devices or parts thereof
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/16—Protection against loss of memory contents
Abstract
The invention discloses a kind of solid state hard disc data guard method and solid state hard disc, increase SCM in solid state hard disc, the validity flag of the caching is set to Y by the logical address of record buffer memory data；Whether the Physical Page where increase judges presently written NAND before being write to NAND is Low Page, and validity flag Valid if it is is set into T；Otherwise validity flag Valid is set to N；When data write-in makes a mistake, if Up Page, then by data page correspondence, Low Page readings that may be present are re-write in NAND in data buffer storage.By increase continue to be saved in also being normally written of its Coupling page data to the Low Page for having completed programming after discharge again; data can be recovered when programming Up Page or when powered-off fault causes data corruption, serve the effect to solid state hard disc data protection.
Description
Technical field
The present invention relates to solid state hard disc control technology, more particularly to a kind of solid state hard disc data guard method and solid-state are hard
Disk.
Background technology
Fig. 1 is typical NAND composition schematic diagrams：DIE, can independent concurrent operations unit；Block, can independently be wiped
Unit, has to wipe whole Block after data write-in of each physical location in it before write next time；Page, reads
R/w cell.
SSD (solid state hard disc) has been widely used in various occasions, and it is progressively replacing traditional HDD storage devices.
It is enough in caching in order to obtain the concurrent writing speeds of NAND of maximum, it is necessary to safeguard user data Cache in internal memory (DRAM)
Data after initiate concurrently write-in to NAND, so as to obtain highest performance.
Due to NAND characteristic, by taking MLC as an example, when some page (Up Page) is programmed, if there is
Program Fail, not only the page can damage, the corresponding Coupling pages (Low Page) can also damage, and cause data to be lost
Lose.
Also exist simultaneously when system is during toward NAND write-in data, the exception for occurring system power failure is to be currently written into
Data will be damaged, and system is re-powered and can not also recovered.Particularly further, if programmed in Low Page
Power down occurred for Cheng Hou, system, after re-powering, and occurred Program Fail programming corresponding Up Page, due to storage
Low Page DRAM power down volatility issues so that Low Page data recoveries become infeasible.
Fig. 2 is influence schematic diagram of the programming error to other Page, is illustrated by taking MLC particles as an example, each data block by
0~Page of Page 255 are constituted, and Page N-2 and Page N are for a pair of coupling page Coupling Page, and Page N-2
Low Page, N are Up Page.- the N-1 of Page 0 have completed data write-in, and Page N are programmed, and occur misprogrammed,
Page N-2 DRAM buffer have discharged after Page N-2 programmings are completed, therefore when Page N are programmed, occur
The damage of Page N-2 data is caused during misprogrammed, the data can not be recovered.Therefore occur in that and staggered the time when Page N are programed out,
The problem of corrupted data that PageN-2 may be caused to have been written into.
If occurring power down after the completion of Page N-1 programmings, the data for the Page N-2 being buffered in DRAM have been lost
Lose.After re-powering, made a mistake when carrying out Page N programmings, then Page N-2 data can not also be recovered.
The content of the invention
For disadvantages described above, the object of the invention avoids some page from programing out the other coupling page datas staggered the time and cause to have stored
The problem of damaging and can not recover.
A kind of solid state hard disc data guard method is proposed in order to solve the problem above present invention, it is characterised in that in solid-state
Increase SCM in hard disk, hard disk controller is using SCM as solid state hard disc data buffer storage, and backstage sets more new procedures, actively or by
Data in data buffer storage are written in NAND by dynamic triggering, the logical address of record buffer memory data, by the validity of the caching
Traffic sign placement is Y；Whether the Physical Page where increase judges presently written NAND before being write to NAND is Low Page, such as
Fruit is that validity flag Valid is set into T, represents the corresponding data buffer storage of the page data for can not release conditions；Otherwise
Validity flag Valid is set to N, it is releasable state to represent the corresponding data buffer storage of the page data；Sent out when data write
During raw mistake, if Up Page, then by data page correspondence, Low Page that may be present are read again in data buffer storage
Write in NAND.
Described solid state hard disc data guard method, it is characterised in that when solid state hard disc is re-powered, scans SCM data
The data of caching, detect the effective marker of each data, are that the data cached of Y is written in NAND by effective marker；Will be effective
The data cached continuation being masked as is kept.
Described solid state hard disc data guard method, it is characterised in that when the data write to NAND are Up Page, such as
Fruit is successfully written NAND, then the effective marker of Low Page that may be present in data buffer storage is set into N.
Solid state hard disc data guard method described in any one, it is characterised in that host data write-in SCM is realized into number
During according to caching, by the address information of host data, logical address and validity flag Valid Flag according to lattice set in advance
Formula writes SCM, and validity flag original state is set to Y.
Described solid state hard disc data guard method, it is characterised in that complete data write operation in accordance with the following steps：
Step 1：What hard disk controller received that main frame issues writes data command；
Step 2：Cache is distributed in free space in SCM, by host data, address information and validity flag
Write cache；
Step 3：Whether more new procedures meet in running background, timing or the random data for judging to be cached in SCM that are triggered
NAND concurrency programmings condition or condition set in advance, trigger to update the data cached in SCM if meeting and arrive solid-state
The NAND memory cell of hard disk.
A kind of solid state hard disc, it is characterised in that employ the solid state hard disc data described in claim 1 to 5 any one and protect
Maintaining method.
The present invention continues to be saved in its Coupling page data by increasing to the Low Page for having completed programming
Discharged again after being normally written, data can be recovered when programming Up Page or when powered-off fault causes data corruption, rise
The effect to solid state hard disc data protection is arrived.
Brief description of the drawings
Fig. 1 is typical NAND composition schematic diagrams；
Fig. 2 is influence schematic diagram of the programming error to other Page；
Fig. 3 is to increase the processing schematic diagram that error is programmed after data protection.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is carried out clear, complete
Site preparation is described, it is clear that described embodiment is only a part of embodiment of the invention, rather than whole embodiments.It is based on
Embodiment in the present invention, it is every other that those of ordinary skill in the art are obtained under the premise of creative work is not made
Embodiment, belongs to the scope of protection of the invention.
SCM (storage-class memory), storage level memory, it may be possible to provide faster read than flash memory
Writing rate, then than dynamic random access memory (DRAM) even more cheap is in the state of power supply is lost in cost
Data still can be uninterruptedly preserved, the other operation of byte level is supported.Write-in, write operation and programming all referring to picture NAND write
The operation of data.
Fig. 3 is to increase the processing schematic diagram that error is programmed after data protection；Increase SCM, hard disk controlling in solid state hard disc
Device is using SCM as solid state hard disc data buffer storage, and backstage sets more new procedures, actively or passively triggers the number in data buffer storage
According to being written in NAND, the validity flag of the caching is set to Y by the logical address of record buffer memory data；Write to NAND
Whether the Physical Page where increase judges presently written NAND before entering is Low Page, if it is by validity flag
Valid is set to T, represents the corresponding data buffer storage of the page data for can not release conditions；Then validity flag Valid is set
For N, it is releasable state to represent the corresponding data buffer storage of the page data；When data write-in makes a mistake, if Up
Page, then by data page correspondence, Low Page readings that may be present are re-write in NAND in data buffer storage.
Specially when main frame newly writes user data, vacant space write-in user data, logically is distributed in SCM
Location and indicate Valid Flag be Y.When having pieced together enough data or other specific strategy triggerings, by SCM
Data, which are written on NAND, to be completed after NAND is successfully written, will be corresponding if the NAND Physical Page at place is Low Page
Valid marks are revised as T, represent that the data are not still releasable；If the NAND Physical Page at place is Up Page, this is counted
According to this and the Valid marks of the corresponding data of Low Page are revised as N, represent that the data are releasable.If generation NAND write-ins are wrong
By mistake, then the data of the pen data and Coupling Low Page that may be present are re-write into new NAND physically
Location.
If occurring power down before programming Up Page, after re-powering, the data in SCM still have, and now only need to sweep
SCM is retouched, the Valid Flag data cached Cache Entry for being masked as Y are continued to be transferred on NAND, while Valid
Flag is masked as discharging again after T data cached Cache Entry continue to remain to the Up Page Program successes of association.
Therefore it is to write the data corruption that error in data is caused either to be normally written, or system exception power down is caused
Data corruption, can be restored, substantially increase the security of data, serve the effect to solid state hard disc data protection
Really.
Above disclosed is only an embodiment of the present invention, can not limit the interest field of sheet with this certainly,
One of ordinary skill in the art will appreciate that all or part of flow of above-described embodiment is realized, and according to the claims in the present invention institute
The equivalent variations of work, still fall within the scope that the present invention is covered.
Claims (6)
1. a kind of solid state hard disc data guard method, it is characterised in that increase SCM in solid state hard disc, hard disk controller is by SCM
As solid state hard disc data buffer storage, backstage sets more new procedures, triggers actively or passively and writes the data in data buffer storage
Into NAND, the validity flag of the caching is set to Y by the logical address of record buffer memory data；Increase to NAND write-ins are preceding
Plus whether the Physical Page where judging presently written NAND is Low Page, if it is sets validity flag Valid
For T, the corresponding data buffer storage of the page data is represented for can not release conditions；Otherwise validity flag Valid is set to N, table
It is releasable state to show the corresponding data buffer storage of the page data；When data write-in makes a mistake, if Up Page, then will
Data page correspondence Low Page that may be present in data buffer storage, which are read, to be re-write in NAND.
2. solid state hard disc data guard method according to claim 1, it is characterised in that when solid state hard disc is re-powered,
The data of SCM data buffer storages are scanned, the effective marker of each data is detected, are that the data cached of Y is written to by effective marker
In NAND；Effective marker is kept for T data cached continuation.
3. solid state hard disc data guard method according to claim 2, it is characterised in that when being to the NAND data write
During Up Page, if being successfully written NAND, the effective marker of Low Page that may be present in data buffer storage is set to N.
4. the solid state hard disc data guard method according to claims 1 to 3 any one, it is characterised in that by host data
SCM is when realizing data buffer storage for write-in, by the address information of host data, logical address and validity flag Valid Flag according to
Form set in advance writes SCM, and validity flag original state is set to Y.
5. solid state hard disc data guard method according to claim 4, it is characterised in that complete data in accordance with the following steps
Write operation：
Step 1：What hard disk controller received that main frame issues writes data command；
Step 2：Cache is distributed in free space in SCM, host data, address information and validity flag are write
Cache；
Step 3：Whether more new procedures meet NAND in running background, timing or the random data for judging to be cached in SCM that are triggered
Concurrency programming condition or condition set in advance, trigger to update the data cached in SCM if meeting and arrive solid state hard disc
NAND memory cell.
6. a kind of solid state hard disc, it is characterised in that employ the solid state hard disc data protection described in claim 1 to 5 any one
Method.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710357791.7A CN107273767A (en) | 2017-05-19 | 2017-05-19 | A kind of solid state hard disc data guard method and solid state hard disc |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710357791.7A CN107273767A (en) | 2017-05-19 | 2017-05-19 | A kind of solid state hard disc data guard method and solid state hard disc |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107273767A true CN107273767A (en) | 2017-10-20 |
Family
ID=60064541
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710357791.7A Pending CN107273767A (en) | 2017-05-19 | 2017-05-19 | A kind of solid state hard disc data guard method and solid state hard disc |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107273767A (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101042674A (en) * | 2006-03-07 | 2007-09-26 | 松下电器产业株式会社 | Nonvolatile storage device and data writing method thereof |
| US20070242527A1 (en) * | 2006-04-13 | 2007-10-18 | Noboru Shibata | Semiconductor memory device for storing multilevel data |
| CN103377152A (en) * | 2012-04-26 | 2013-10-30 | 深圳市朗科科技股份有限公司 | Write operation control method and write operation device for solid state disk |
| CN103985409A (en) * | 2013-02-07 | 2014-08-13 | 希捷科技有限公司 | Data protection for unexpected power loss |
-
2017
- 2017-05-19 CN CN201710357791.7A patent/CN107273767A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101042674A (en) * | 2006-03-07 | 2007-09-26 | 松下电器产业株式会社 | Nonvolatile storage device and data writing method thereof |
| US20070242527A1 (en) * | 2006-04-13 | 2007-10-18 | Noboru Shibata | Semiconductor memory device for storing multilevel data |
| CN103377152A (en) * | 2012-04-26 | 2013-10-30 | 深圳市朗科科技股份有限公司 | Write operation control method and write operation device for solid state disk |
| CN103985409A (en) * | 2013-02-07 | 2014-08-13 | 希捷科技有限公司 | Data protection for unexpected power loss |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8046528B2 (en) | Data writing method for flash memory, and flash memory controller and storage device thereof | |
| US8065472B2 (en) | System and method for improving data integrity and memory performance using non-volatile media | |
| CN103218274B (en) | A kind of method that trouble saving is cumulative and solid state hard disc | |
| TWI483111B (en) | Data processing method, memory controller and memory storage device | |
| TWI459399B (en) | Power interrupt management | |
| TWI662410B (en) | Data storage device and methods for processing data in the data storage device | |
| TWI515735B (en) | Data erasing method, memory control circuit unit and memory storage apparatus | |
| US10474573B2 (en) | Method for managing flash memory module and associated flash memory controller and electronic device | |
| WO2010115332A1 (en) | Method for using bad blocks of flash memory | |
| CN107220001A (en) | A kind of solid state hard disc cache implementing method and solid state hard disc | |
| CN107038131A (en) | Solid state hard disc power-off protection apparatus and method | |
| TWI435329B (en) | Flash memory management method and flash memory controller and storage system using the same | |
| TW201916018A (en) | Data storage device and methods for writing data in a memory device | |
| TWI498899B (en) | Data writing method, memory controller and memory storage apparatus | |
| CN101000569A (en) | Method of correcting error code for multiple sector | |
| US8375275B2 (en) | Electronic storage device and control method thereof | |
| CN108228093B (en) | Method and apparatus for monitoring memory using background media scanning | |
| CN104765695A (en) | NAND FLASH bad block management system and method | |
| CN103984506A (en) | Method and system for data writing of flash memory storage equipment | |
| CN108804026B (en) | Solid state disk full-disk scanning method and solid state disk | |
| CN107291374A (en) | Method and device for recording use time of data block | |
| KR20170035983A (en) | Method and system for using nand page buffers to improve the transfer buffer utilization of a solid state drive | |
| US20130067142A1 (en) | Flash memory storage device and method of judging problem storage regions thereof | |
| TWI509615B (en) | Data storing method, and memory controller and memory storage apparatus using the same | |
| CN105740161A (en) | Data storage device and flash memory control method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20171020 |