CN105928547B - A kind of rotary encoder biphase signaling processing circuit and its signal processing method - Google Patents

A kind of rotary encoder biphase signaling processing circuit and its signal processing method Download PDF

Info

Publication number
CN105928547B
CN105928547B CN201610228306.1A CN201610228306A CN105928547B CN 105928547 B CN105928547 B CN 105928547B CN 201610228306 A CN201610228306 A CN 201610228306A CN 105928547 B CN105928547 B CN 105928547B
Authority
CN
China
Prior art keywords
nand gate
trigger
connected
output terminal
output
Prior art date
Application number
CN201610228306.1A
Other languages
Chinese (zh)
Other versions
CN105928547A (en
Inventor
范元滨
Original Assignee
盛铂科技(上海)有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 盛铂科技(上海)有限公司 filed Critical 盛铂科技(上海)有限公司
Priority to CN201610228306.1A priority Critical patent/CN105928547B/en
Priority to CN201410188297.9A priority patent/CN103994781B/en
Publication of CN105928547A publication Critical patent/CN105928547A/en
Application granted granted Critical
Publication of CN105928547B publication Critical patent/CN105928547B/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01DMEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
    • G01D5/00Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable
    • G01D5/12Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable using electric or magnetic means
    • G01D5/244Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable using electric or magnetic means influencing characteristics of pulses or pulse trains; generating pulses or pulse trains
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01DMEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
    • G01D5/00Mechanical means for transferring the output of a sensing member; Means for converting the output of a sensing member to another variable where the form or nature of the sensing member does not constrain the means for converting; Transducers not specially adapted for a specific variable

Abstract

Field of radio frequency identification of the present invention discloses a kind of rotary encoder biphase signaling processing circuit and its signal processing method.In the present invention, comprising:Signal conversion unit, impulse generating unit and trigger element;Input terminal of the input terminal of signal conversion unit as biphase signaling processing circuit, the output terminal exported as biphase signaling processing circuit of trigger element;Signal conversion unit handles biphase signaling, exports serial data;Impulse generating unit handles serial data, output pulse signal;Trigger element latches pulse signal, exports rotary pulsed output signal;Wherein, signal conversion unit includes gate circuit, and impulse generating unit includes trigger, and trigger element includes trigger.Utilize simple circuit unit, you can by the biphase signaling processing of rotary encoder output to stablize independent pulse signal so that simplify rotary encoder biphase signaling processing circuit structure, reduce its cost.

Description

A kind of rotary encoder biphase signaling processing circuit and its signal processing method

It application No. is the 2014101882979, applying date is on May 6th, 2014 that the application, which is, application is artificial contains platinum science and technology The division of (Shanghai) Co., Ltd., a kind of entitled rotary encoder biphase signaling processing circuit and its signal processing method Application.

Technical field

The present invention relates to the technologies of field of signal processing, the more particularly to processing of rotary encoder biphase signaling.

Background technology

Rotary encoder is the electromechanical equipment that rotation position or rotation amount are converted into analog or digital signal.General installing The one side of vertical rotating shaft in rotating object.Rotary encoder is used in many occasions for needing exact rotational position and speed, Such as Industry Control, robot technology, special lens, computer input device (such as mouse and trace ball).The rotation of doubleway output Turn the pulse of two groups of encoder output, 90 degree of A/B phase differences, rotating speed can not only be measured by this two group pulse, can also be judged The direction of rotation.Rotary encoder has in real life to be widely applied very much.

In existing technology, the biphase signaling of rotary encoder output needs to adopt biphase signaling using microcontroller Collection, then realized by the method that program is handled.It thus needs to carry out microcomputer development and programming, implementation method in early period Complexity, design use cost is high, poor reliability.

Invention content

The purpose of the present invention is to provide a kind of rotary encoder biphase signaling processing circuit and its signal processing methods, make Rotary encoder biphase signaling processing circuit structure must be simplified, reduce its cost.

In order to solve the above technical problems, the present invention provides a kind of rotary encoder biphase signaling processing circuit, comprising:Letter Number converting unit, impulse generating unit and trigger element;

Input terminal of the input terminal of the signal conversion unit as the biphase signaling processing circuit, the signal conversion The output terminal of unit is connect with the input terminal of the impulse generating unit, the output terminal of the impulse generating unit and the triggering The input terminal connection of unit, the output terminal exported as the biphase signaling processing circuit of the trigger element;

The signal conversion unit handles the biphase signaling, exports serial data;The impulse generating unit Handle the serial data, output pulse signal;The trigger element latches the pulse signal, and output is rotary pulsed Output signal;

Wherein, the signal conversion unit includes gate circuit, and the impulse generating unit includes trigger, and the triggering is single Member includes trigger.

The present invention has also supplied a kind of signal processing method based on above-mentioned rotary encoder biphase signaling processing circuit, special Sign is, comprises the steps of:

The biphase signaling is handled using the signal conversion unit, exports serial data;

The serial data, output pulse signal are handled using the impulse generating unit;

The pulse signal is latched using trigger element, exports rotary pulsed output signal;

Wherein, the signal conversion unit includes gate circuit, and the impulse generating unit includes trigger, and the triggering is single Member includes trigger.

In terms of existing technologies, the main distinction and its effect are embodiment of the present invention:Embodiment of the present invention It is biphase signaling to be converted to by serial data by signal conversion unit first, then converted serial data by impulse generating unit For pulse signal, finally pulse signal is latched by trigger element, obtains rotary pulsed output signal.Utilize simple door The circuit of circuit and trigger composition, you can believe the biphase signaling processing of rotary encoder output to stablize independent pulse Number, that is, obtain rotary pulsed output signal.So that simplify rotary encoder biphase signaling processing circuit structure, reduce its into This.

As a further improvement, the signal conversion unit includes six NAND gates, the impulse generating unit includes one A trigger, the trigger element include a trigger and a phase inverter.Each circuit unit is further defined to include Electronic component and its quantity so that each circuit unit is provided with realizability in embodiment of the present invention, ensure that this The feasibility of invention embodiment.

As a further improvement, the signal conversion unit includes eight NAND gates, the impulse generating unit includes two A trigger, the trigger element include two triggers and two phase inverters.Further define each circuit unit packet The electronic component and its quantity contained so that each circuit unit is provided with realizability in embodiment of the present invention, ensure that The feasibility of embodiment of the present invention.

Description of the drawings

Fig. 1 is the rotary encoder biphase signaling processing circuit logical schematic according to first embodiment of the invention;

Fig. 2 is the rotary encoder biphase signaling processing circuit structure diagram according to second embodiment of the invention;

Fig. 3 (a) is the rotary encoder biphase signaling according to second embodiment of the invention;

Fig. 3 (b) is to change sequential schematic according to the rotary encoder biphase signaling of second embodiment of the invention;

Fig. 4 is to be believed according to the input of the rotary encoder biphase signaling processing circuit of second embodiment of the invention with output Number oscillogram;

Fig. 5 is the rotary encoder biphase signaling processing circuit structure diagram according to third embodiment of the invention;

Fig. 6 is to be believed according to the input of the rotary encoder biphase signaling processing circuit of third embodiment of the invention with output Number oscillogram;

Fig. 7 is the rotary encoder biphase signaling processing circuit structure diagram according to four embodiment of the invention;

Fig. 8 is the signal processing method flow chart according to fifth embodiment of the invention.

Specific embodiment

To make the object, technical solutions and advantages of the present invention clearer, below in conjunction with attached drawing to each reality of the present invention The mode of applying is explained in detail.However, it will be understood by those skilled in the art that in each embodiment of the present invention, In order to make the reader understand this application better, many technical details are proposed.But even if without these technical details and base In the various changes and modifications of following embodiment, each claim of the application technical side claimed can also be realized Case.

The first embodiment of the present invention is related to a kind of rotary encoder biphase signaling processing circuit, as shown in Figure 1, packet Contain:Signal conversion unit, impulse generating unit and trigger element.

Input terminal of the input terminal of signal conversion unit as biphase signaling processing circuit, the output terminal of signal conversion unit It is connect with the input terminal of impulse generating unit, the output terminal of impulse generating unit and the input terminal of trigger element connect, and triggering is single Output terminal of the output of member as biphase signaling processing circuit.

Signal conversion unit handles biphase signaling, exports serial data;Impulse generating unit handles serial data, Output pulse signal;Trigger element latches pulse signal, exports rotary pulsed output signal.

Wherein, signal conversion unit includes gate circuit, and impulse generating unit includes trigger, and trigger element includes triggering Device.

In terms of existing technologies, the main distinction and its effect are present embodiment:Present embodiment is to pass through letter Biphase signaling is converted to serial data, then convert serial data into pulse letter by impulse generating unit by number converting unit first Number, finally pulse signal is latched by trigger element, obtains rotary pulsed output signal.Using simple gate circuit and touch Send out the circuit of device composition, you can it is to stablize independent pulse signal to handle the biphase signaling of rotary encoder output, that is, Obtain rotary pulsed output signal.So that simplifying rotary encoder biphase signaling processing circuit structure, its cost is reduced.

Specifically, in present embodiment, signal conversion unit is mainly made of NAND gate, due to not needing to using monolithic Machine is acquired biphase signaling, also there is no need to carry out the exploitation of microcontroller and programming, not only reduces design early period Cost also reduces the hardware cost of biphase signaling processing circuit in present embodiment.

Second embodiment of the present invention also relates to a kind of rotary encoder biphase signaling processing circuit, present embodiment It is the specific refinement to first embodiment, gives the physical circuit knot of each logic unit in the circuit of first embodiment Structure, comprising electronic component and its quantity, biphase signaling processing can be converted in present embodiment and rotate clockwise pulse Signal so that each circuit unit is provided with realizability in present embodiment, ensure that the feasibility of present embodiment.

Specifically, signal conversion unit includes six NAND gates, and impulse generating unit includes a trigger, and triggering is single Member includes a trigger and a phase inverter.Its circuit structure diagram is as shown in Fig. 2, specific as follows:

Signal conversion unit includes the first NAND gate 101, the second NAND gate 102, third NAND gate 103, the 4th NAND gate 104th, the 5th NAND gate 105 and the 6th NAND gate 106.

The sel ends at the sel ends of the first NAND gate 101, the sel ends of the second NAND gate 102 and the 5th NAND gate 105 are connected to Together as the first input end B of biphase signaling processing circuit;The sel ends of third NAND gate 103, the sel of the 4th NAND gate 104 End and the sel ends of the 6th NAND gate 106 link together, the second input terminal A as biphase signaling processing circuit.

Two input terminals of the first NAND gate 101, the second NAND gate 102 and the 5th NAND gate 105 meet high level VCC respectively With being grounded GND, the output terminal of the first NAND gate 101 is connected with the first input end of the 4th NAND gate 104, the 4th NAND gate 104 The second input end grounding GND;The output terminal of second NAND gate 102 is connected with the second input terminal of third NAND gate 103, third The first input end ground connection GND of NAND gate 103;The output terminal of 5th NAND gate 105 and the first input end of the 6th NAND gate 106 It is connected, the second input end grounding GND of the 6th NAND gate 106.

The output terminal of third NAND gate 103 is connected with the data DATA ends of impulse generating unit and clear terminal CLR, the 4th with The output terminal of NOT gate 104 is connected with the clock end CLK of impulse generating unit.

The output terminal of 6th NAND gate 106 is connected with the clock end CLK of trigger element, and the positive Q of impulse generating unit is defeated Outlet is connected with the DATA ends of trigger element, and the Q output of impulse generating unit is clear by a phase inverter and trigger element Zero end CLR is connected.

The Q ends of trigger element are used as and rotate clockwise pulse output end.

Specifically, the impulse generating unit in present embodiment is 201 in d type flip flop, that is, Fig. 2, wherein, arteries and veins Rush clock end CLK, the DATA end of generating unit and clear terminal CLR be respectively d type flip flop clock end CLK, DATA end and clearing Hold CLR.In addition, the trigger element in present embodiment includes 301 and a reverse phase in a d type flip flop, that is, Fig. 2 302 in device, that is, Fig. 2, wherein, clock end CLK, the DATA end of trigger element and clear terminal CLR are d type flip flop respectively Clock end CLK, DATA end and clear terminal CLR.

For example, if the biphase signaling of input is as shown in the table in Fig. 3 (a), biphase signaling variation sequence such as Fig. 3 (b) shown in, when the advanced B signal of a-signal phase, the sequence of AB signal intensities is:“11”->“01”->“00”->“10”-> “11”->“01”->" 00 ", then using present embodiment, treated rotates clockwise pulse signal CW as shown in figure 4, namely It says, when rotary encoder exports biphase signaling clockwise, when can generate pulse signal, and export biphase signaling counterclockwise, then Do not generate pulse signal.

Third embodiment of the present invention also relates to a kind of rotary encoder biphase signaling processing circuit, present embodiment It is similar with second embodiment, it includes electronic component and its quantity all same, as shown in figure 5, but circuit structure not Together, that present embodiment output is rotational pulse signal CCW counterclockwise, specific as follows:

Signal conversion unit includes the 7th NAND gate 107, the 8th NAND gate 108, the 9th NAND gate 109, the tenth NAND gate 110th, the 11st NAND gate 111 and the 12nd NAND gate 112.

The sel ends of 7th NAND gate 107, the sel ends of the 9th NAND gate 109 are connected with the sel ends of the 11st NAND gate 111 Together, as the first input end B of biphase signaling processing circuit;The sel ends of 8th NAND gate 108, the tenth NAND gate 110 Sel ends and the sel ends of the 12nd NAND gate 112 link together, the second input terminal A as biphase signaling processing circuit.

Two input terminals of the 7th NAND gate 107, the 9th NAND gate 109 and the 11st NAND gate 111 connect high level respectively VCC is connected with ground connection GND, the output terminal of the 7th NAND gate 107 with the first input end of the 8th NAND gate 108, the 8th NAND gate 108 the second input end grounding GND;The output terminal of 9th NAND gate 109 is connected with the first input end of the tenth NAND gate 110, Second input end grounding GND of the tenth NAND gate 110;The of the output terminal of 11st NAND gate 111 and the 12nd NAND gate 112 Two input terminals are connected, the first input end ground connection GND of the 12nd NAND gate 112.

The output terminal of tenth NAND gate 110 is connected with the clock end CLK of impulse generating unit, the 12nd NAND gate 112 Output terminal is connected with the clear terminal CLR of impulse generating unit, the DATA termination high level VCC of impulse generating unit.

The output terminal of 8th NAND gate 108 is connected with the clock end CLK of trigger element, the Q output of impulse generating unit It is connected with the DATA ends of trigger element, the Q output of impulse generating unit passes through a phase inverter and the clear terminal of trigger element CLR is connected.

The Q ends of trigger element are as rotary pulsed output terminal counterclockwise.

Specifically, the impulse generating unit in present embodiment is 202 in d type flip flop, that is, Fig. 5, wherein, arteries and veins Rush clock end CLK, the DATA end of generating unit and clear terminal CLR be respectively d type flip flop clock end CLK, DATA end and clearing Hold CLR.In addition, the trigger element in present embodiment includes 303 and a reverse phase in a d type flip flop, that is, Fig. 5 304 in device, that is, Fig. 5, wherein, clock end CLK, the DATA end of trigger element and clear terminal CLR are d type flip flop respectively Clock end CLK, DATA end and clear terminal CLR.

For example, if the biphase signaling of input is as shown in figure 3, when the advanced B signal of a-signal phase, AB signals become The sequence of change is:“00”->“01”->“11”->“10”->" 00 ", then using present embodiment treated counterclockwise rotation arteries and veins It is as shown in Figure 6 to rush signal CCW, that is to say, that when rotary encoder exports biphase signaling counterclockwise, then can generate pulse letter Number, and when exporting biphase signaling clockwise, then do not generate pulse signal.

The 4th embodiment of the present invention also relates to a kind of rotary encoder biphase signaling processing circuit, present embodiment Similar with second embodiment, the main distinction is circuit structure difference, and present embodiment can be exported and be rotated clockwise simultaneously Pulse signal CW and rotational pulse signal CCW counterclockwise is needing the two kinds of rotary pulsed letters clockwise and anticlockwise of output simultaneously Number when, further simplify circuit structure, reduce the quantity of electronic component.Its circuit structure is as shown in fig. 7, signal conversion is single Member includes eight NAND gates, and impulse generating unit includes two triggers, and trigger element includes two triggers and two anti- Phase device, it is specific as follows:

Signal conversion unit includes the 13rd NAND gate 113, the 14th NAND gate 114, the 15th NAND gate the 115, the tenth Six NAND gates 116, the 17th NAND gate 117, the 18th NAND gate 118, the 19th NAND gate 119 and the 20th NAND gate 120; Impulse generating unit includes the first trigger 203 and the second trigger 204, and trigger element is touched comprising third trigger the 305, the 4th Send out device 307, the first phase inverter 306 and the second phase inverter 308.

The sel ends of 13rd NAND gate 113, the sel ends of the 14th NAND gate 114, the 17th NAND gate 117 sel ends It links together with the sel ends of the 19th NAND gate 119, the first input end B as biphase signaling processing circuit;Third with it is non- Sel ends, the sel ends of the 4th NAND gate and the sel ends of the 6th NAND gate of door link together, as biphase signaling processing circuit The second input terminal A.

13rd NAND gate 113, the 14th NAND gate 114, the 17th NAND gate 117 and the 19th NAND gate 119 two A input terminal meets high level VCC and ground connection GND respectively, and the of the output terminal of the 13rd NAND gate 113 and the 15th NAND gate 115 One input terminal is connected, the second input end grounding GND of the 15th NAND gate 115;The output terminal and the tenth of 14th NAND gate 114 The first input end of six NAND gates 116 is connected, the second input end grounding GND of the 16th NAND gate 116;17th NAND gate 117 output terminal is connected with the first input end of the 18th NAND gate 118, the second input end grounding of the 18th NAND gate 118 GND;The output terminal of 19th NAND gate 119 is connected with the first input end of the 20th NAND gate 120, the 20th NAND gate 120 The second input end grounding GND.

The output terminal of 15th NAND gate 115 is connected with the clock end CLK of the first trigger 203, the 16th NAND gate 116 Output terminal be connected with the clear terminal CLR of the first trigger 203, the DATA of the first trigger 203 termination high level VCC;Tenth The output terminal of eight NAND gates 118 is connected with the clock end CLK of the second trigger 204, the output terminal of the 20th NAND gate 120 and The clear terminal CLR of two triggers 204 is connected, the DATA termination high level VCC of the second trigger 204.

The output terminal of 18th NAND gate 118 is connected with the clock end CLK of third trigger 305, the first trigger 203 Q output is connected with the DATA ends of third trigger 305, the Q output of the first trigger 203 by the first phase inverter 306 with The clear terminal CLR ends of third trigger 305 are connected;The output terminal of 15th NAND gate 115 and the clock end of the 4th trigger 307 CLK is connected, and the Q output of the second trigger 204 is connected with the DATA ends of the 4th trigger 307, and the Q of the second trigger 204 is defeated Outlet is connected by the second phase inverter 308 with the clear terminal CLR ends of the 4th trigger 307.

The Q output of third trigger 305 is used as and rotates clockwise pulse output end;The Q ends conduct of 4th trigger element Rotary pulsed output terminal counterclockwise.

It should be noted that d type flip flop can be used in the trigger in present embodiment.

In addition, it should be noted that, except the circuit structure mentioned in second embodiment of the invention to the 4th embodiment Outside, other gate circuits and trigger can also be utilized to build and form rotary encoder biphase signaling processing circuit, it is not another herein One repeats.

The 5th embodiment of the present invention is related to a kind of signal based on above-mentioned rotary encoder biphase signaling processing circuit Processing method, method flow diagram is as shown in figure 8, specifically comprise the steps of:

Step 801, biphase signaling is handled using signal conversion unit, exports serial data.

Step 802, serial data, output pulse signal are handled using impulse generating unit.

Step 803, pulse signal is latched using trigger element, exports rotary pulsed output signal.

Specifically, in present embodiment, signal conversion unit includes gate circuit, and impulse generating unit includes trigger, Trigger element includes trigger.

It should be noted that above various methods the step of divide, be intended merely to describe clear, when realization can be merged into One step splits certain steps, is decomposed into multiple steps, as long as comprising identical logical relation, all at this specially In the protection domain of profit;To inessential modification is either added in algorithm in flow or introduces inessential design, but The core design of its algorithm and flow is not changed all in the protection domain of the patent.

It is not difficult to find that present embodiment be with the corresponding embodiment of the method for first embodiment, present embodiment can be with First embodiment is worked in coordination implementation.The relevant technical details mentioned in first embodiment still have in the present embodiment Effect, in order to reduce repetition, which is not described herein again.Correspondingly, the relevant technical details mentioned in present embodiment are also applicable in In first embodiment.

It will be understood by those skilled in the art that the respective embodiments described above are to realize specific embodiments of the present invention, And in practical applications, can to it, various changes can be made in the form and details, without departing from the spirit and scope of the present invention.

Claims (3)

1. a kind of rotary encoder biphase signaling processing circuit, which is characterized in that include:Signal conversion unit, pulse generation list Member and trigger element;
Input terminal of the input terminal of the signal conversion unit as the biphase signaling processing circuit, the signal conversion unit Output terminal connect with the input terminal of the impulse generating unit, the output terminal of the impulse generating unit and the trigger element Input terminal connection, output terminal of the output as the biphase signaling processing circuit of the trigger element;
The signal conversion unit handles the biphase signaling, exports serial data;The impulse generating unit processing The serial data, output pulse signal;The trigger element latches the pulse signal, exports rotary pulsed output Signal;
Wherein, the signal conversion unit includes gate circuit, and the impulse generating unit includes trigger, the trigger element packet Containing trigger;
Wherein, the signal conversion unit includes eight NAND gates, and the impulse generating unit includes two triggers, described to touch Bill member includes two triggers and two phase inverters;
The signal conversion unit include the 13rd NAND gate, the 14th NAND gate, the 15th NAND gate, the 16th NAND gate, 17th NAND gate, the 18th NAND gate, the 19th NAND gate and the 20th NAND gate;The impulse generating unit includes first Trigger and the second trigger, the trigger element include third trigger, the 4th trigger, the first phase inverter and the second reverse phase Device;
The sel ends of 13rd NAND gate, the sel ends of the 14th NAND gate, the sel ends of the 17th NAND gate and The sel ends of 19th NAND gate link together, the first input end as the biphase signaling processing circuit;Described The sel ends of 15 NAND gates, the sel ends of the 16th NAND gate, the 18th NAND gate sel ends and the described 20th The sel ends of NAND gate link together, the second input terminal as the biphase signaling processing circuit;
13rd NAND gate, the 14th NAND gate, the 17th NAND gate and the 19th NAND gate two A input terminal connects high level and ground connection respectively, the output terminal of the 13rd NAND gate and the first of the 15th NAND gate defeated Enter end to be connected, the second input end grounding of the 15th NAND gate;The output terminal and the described tenth of 14th NAND gate The first input end of six NAND gates is connected, the second input end grounding of the 16th NAND gate;17th NAND gate Output terminal is connected with the first input end of the 18th NAND gate, the second input end grounding of the 18th NAND gate;Institute The output terminal for stating the 19th NAND gate is connected with the first input end of the 20th NAND gate, and the of the 20th NAND gate Two input end groundings;
The output terminal of 15th NAND gate is connected with the clock end of first trigger, the 16th NAND gate it is defeated Outlet is connected with the clear terminal of first trigger, the DATA termination high level of first trigger;Described 18th with The output terminal of NOT gate is connected with the clock end of second trigger, and the output terminal of the 20th NAND gate is touched with described second The clear terminal of hair device is connected, the DATA termination high level of second trigger;
The output terminal of 18th NAND gate is connected with the clock end of the third trigger, and the Q of first trigger is defeated Outlet is connected with the DATA ends of the third trigger, the Q output of first trigger by first phase inverter with The clear terminal end of the third trigger is connected;The output terminal of 15th NAND gate and the clock end of the 4th trigger It is connected, the Q output of second trigger is connected with the DATA ends of the 4th trigger, and the Q of second trigger is defeated Outlet is connected by second phase inverter with the clear terminal end of the 4th trigger;
The Q output of the third trigger is used as and rotates clockwise pulse output end;The Q ends conduct of 4th trigger element Rotary pulsed output terminal counterclockwise.
2. rotary encoder biphase signaling processing circuit according to claim 1, which is characterized in that the trigger is D Trigger.
3. a kind of signal processing method based on rotary encoder biphase signaling processing circuit as described in claim 1, special Sign is, comprises the steps of:
The biphase signaling is handled using the signal conversion unit, exports serial data;
The serial data, output pulse signal are handled using the impulse generating unit;
The pulse signal is latched using trigger element, exports rotary pulsed output signal;
Wherein, the signal conversion unit includes gate circuit, and the impulse generating unit includes trigger, the trigger element packet Containing trigger;
Wherein, the signal conversion unit includes eight NAND gates, and the impulse generating unit includes two triggers, described to touch Bill member includes two triggers and two phase inverters;
The signal conversion unit include the 13rd NAND gate, the 14th NAND gate, the 15th NAND gate, the 16th NAND gate, 17th NAND gate, the 18th NAND gate, the 19th NAND gate and the 20th NAND gate;The impulse generating unit includes first Trigger and the second trigger, the trigger element include third trigger, the 4th trigger, the first phase inverter and the second reverse phase Device;
The sel ends of 13rd NAND gate, the sel ends of the 14th NAND gate, the sel ends of the 17th NAND gate and The sel ends of 19th NAND gate link together, the first input end as the biphase signaling processing circuit;Described The sel ends of 15 NAND gates, the sel ends of the 16th NAND gate, the 18th NAND gate sel ends and the described 20th The sel ends of NAND gate link together, the second input terminal as the biphase signaling processing circuit;
13rd NAND gate, the 14th NAND gate, the 17th NAND gate and the 19th NAND gate two A input terminal connects high level and ground connection respectively, the output terminal of the 13rd NAND gate and the first of the 15th NAND gate defeated Enter end to be connected, the second input end grounding of the 15th NAND gate;The output terminal and the described tenth of 14th NAND gate The first input end of six NAND gates is connected, the second input end grounding of the 16th NAND gate;17th NAND gate Output terminal is connected with the first input end of the 18th NAND gate, the second input end grounding of the 18th NAND gate;Institute The output terminal for stating the 19th NAND gate is connected with the first input end of the 20th NAND gate, and the of the 20th NAND gate Two input end groundings;
The output terminal of 15th NAND gate is connected with the clock end of first trigger, the 16th NAND gate it is defeated Outlet is connected with the clear terminal of first trigger, the DATA termination high level of first trigger;Described 18th with The output terminal of NOT gate is connected with the clock end of second trigger, and the output terminal of the 20th NAND gate is touched with described second The clear terminal of hair device is connected, the DATA termination high level of second trigger;
The output terminal of 18th NAND gate is connected with the clock end of the third trigger, and the Q of first trigger is defeated Outlet is connected with the DATA ends of the third trigger, the Q output of first trigger by first phase inverter with The clear terminal end of the third trigger is connected;The output terminal of 15th NAND gate and the clock end of the 4th trigger It is connected, the Q output of second trigger is connected with the DATA ends of the 4th trigger, and the Q of second trigger is defeated Outlet is connected by second phase inverter with the clear terminal end of the 4th trigger;
The Q output of the third trigger is used as and rotates clockwise pulse output end;The Q ends conduct of 4th trigger element Rotary pulsed output terminal counterclockwise.
CN201610228306.1A 2014-05-06 2014-05-06 A kind of rotary encoder biphase signaling processing circuit and its signal processing method CN105928547B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201610228306.1A CN105928547B (en) 2014-05-06 2014-05-06 A kind of rotary encoder biphase signaling processing circuit and its signal processing method
CN201410188297.9A CN103994781B (en) 2014-05-06 2014-05-06 A kind of rotary encoder biphase signaling processes circuit and signal processing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610228306.1A CN105928547B (en) 2014-05-06 2014-05-06 A kind of rotary encoder biphase signaling processing circuit and its signal processing method

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201410188297.9A Division CN103994781B (en) 2014-05-06 2014-05-06 A kind of rotary encoder biphase signaling processes circuit and signal processing method thereof

Publications (2)

Publication Number Publication Date
CN105928547A CN105928547A (en) 2016-09-07
CN105928547B true CN105928547B (en) 2018-06-22

Family

ID=51309013

Family Applications (3)

Application Number Title Priority Date Filing Date
CN201610228306.1A CN105928547B (en) 2014-05-06 2014-05-06 A kind of rotary encoder biphase signaling processing circuit and its signal processing method
CN201410188297.9A CN103994781B (en) 2014-05-06 2014-05-06 A kind of rotary encoder biphase signaling processes circuit and signal processing method thereof
CN201610228309.5A CN105910629B (en) 2014-05-06 2014-05-06 A kind of rotary encoder biphase signaling process circuit and its signal processing method

Family Applications After (2)

Application Number Title Priority Date Filing Date
CN201410188297.9A CN103994781B (en) 2014-05-06 2014-05-06 A kind of rotary encoder biphase signaling processes circuit and signal processing method thereof
CN201610228309.5A CN105910629B (en) 2014-05-06 2014-05-06 A kind of rotary encoder biphase signaling process circuit and its signal processing method

Country Status (1)

Country Link
CN (3) CN105928547B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104776793B (en) * 2014-12-18 2017-08-08 宁波宏大纺织仪器有限公司 A kind of detection circuit of angular encoder

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0395936A1 (en) * 1989-05-03 1990-11-07 Dr. Johannes Heidenhain GmbH Position-measuring device with plural probe placings
CN1776373A (en) * 2005-11-24 2006-05-24 上海交通大学 Phase demodulating circuit for incremeutal rotary encoder
JP2007147488A (en) * 2005-11-29 2007-06-14 Fanuc Ltd Signal processing circuit of encoder
CN101535816A (en) * 2006-08-18 2009-09-16 Trw有限公司 Methods of processing encoder signals
CN203069612U (en) * 2013-01-31 2013-07-17 杭州电子科技大学 Photoelectric encoder pulse/rotation speed analog signal fast conversion circuit

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5786781A (en) * 1995-08-17 1998-07-28 Fanuc Ltd Encoder angle data computation method and computation apparatus
JPWO2006043403A1 (en) * 2004-10-20 2008-05-22 株式会社安川電機 Encoder signal processing apparatus and signal processing method thereof
DE102006007871A1 (en) * 2005-03-03 2006-09-21 Continental Teves Ag & Co. Ohg Sensor for detection of movement of encoders, has test circuit directly monitoring output signals of sensor units and making ineffective or correcting sensor output signal if faults of output signals of sensor units are detected
CN101534109B (en) * 2009-03-30 2012-06-13 浙江大学 Orthogonal signal frequency-multiplication phase-demodulation logic circuit with filter function
CN101825481B (en) * 2010-01-29 2011-10-12 上海市计量测试技术研究院 Method and device for applying encoder to count
CN103152016A (en) * 2012-12-21 2013-06-12 贵州航天凯山石油仪器有限公司 Shaping method and circuit for photoelectricity code circuit output signal

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0395936A1 (en) * 1989-05-03 1990-11-07 Dr. Johannes Heidenhain GmbH Position-measuring device with plural probe placings
CN1776373A (en) * 2005-11-24 2006-05-24 上海交通大学 Phase demodulating circuit for incremeutal rotary encoder
JP2007147488A (en) * 2005-11-29 2007-06-14 Fanuc Ltd Signal processing circuit of encoder
CN101535816A (en) * 2006-08-18 2009-09-16 Trw有限公司 Methods of processing encoder signals
CN203069612U (en) * 2013-01-31 2013-07-17 杭州电子科技大学 Photoelectric encoder pulse/rotation speed analog signal fast conversion circuit

Also Published As

Publication number Publication date
CN105910629B (en) 2018-01-12
CN105910629A (en) 2016-08-31
CN103994781A (en) 2014-08-20
CN103994781B (en) 2016-11-16
CN105928547A (en) 2016-09-07

Similar Documents

Publication Publication Date Title
CN106105123B (en) Method and system for the embedded vector signaling code of tranmitting data register
TW527785B (en) Parallel in serial out circuit for use in data communication system
CN103885919A (en) Multi-DSP and multi-FPGA parallel processing system and implement method
DE69814931T2 (en) Data acquisition system with a circuit for converting a high-frequency analog input signal into a number of numerical signals
CN102916687B (en) Ternary clock generator based on CMOS (complementary metal oxide semiconductor) technology
CN102495565B (en) Phased array radar antenna beam control device
TW201224763A (en) Dynamically configurable serial data communication interface
CN103645665A (en) Programmable signal generator and signal generation method thereof
CN104424154B (en) General serial peripheral interface
Hayes Pseudo-Boolean logic circuits
CN101865977A (en) Traversal test method of configurable logic block (CLB) of field programmable gate array (FPGA) based on look-up table structure
Galassini et al. uCube: Control platform for power electronics
CN104333356B (en) The QB02 circuit units of four two-value clocks conversion
CN100568006C (en) Debug circuit
CN103592881B (en) A kind of multiple signals synchronous sampling control circuit based on FPGA
Chun-Zhi et al. A universal asynchronous receiver transmitter design
CN1912549B (en) Method and circuit for interpolating encoder output
CN102799410B (en) Asynchronous FIFO (first in first out) address conversion circuit based on Lee restricting competition counting coding
CN101510150B (en) Random number generating apparatus
CN103577373B (en) Techniques for aligning and reducing skew in serial data signals
CN1909439A (en) Deserializer circuitry for high-speed serial data receivers on programmable logic device integrated circuits
RU2517295C1 (en) Pulse selector
CN101382443A (en) Photoelectric encoder and electronic equipment using the same
CN107101607B (en) Motor rotation angle measurement device and method
CN103346804A (en) IRIG-B (Inter Range Instrumentation Group) encoding and decoding system and method based on FPGA (Field Programmable Gate Array)

Legal Events

Date Code Title Description
PB01 Publication
C06 Publication
SE01 Entry into force of request for substantive examination
C10 Entry into substantive examination
GR01 Patent grant
GR01 Patent grant