CN105915209B - A kind of multifunctional low power consumption fuse trims control circuit and its control method - Google Patents

A kind of multifunctional low power consumption fuse trims control circuit and its control method Download PDF

Info

Publication number
CN105915209B
CN105915209B CN201610326344.0A CN201610326344A CN105915209B CN 105915209 B CN105915209 B CN 105915209B CN 201610326344 A CN201610326344 A CN 201610326344A CN 105915209 B CN105915209 B CN 105915209B
Authority
CN
China
Prior art keywords
fuse
switch
nmos tube
control circuit
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610326344.0A
Other languages
Chinese (zh)
Other versions
CN105915209A (en
Inventor
廖望
赵思源
雷郎成
刘虹宏
高炜祺
苏晨
刘凡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 24 Research Institute
Original Assignee
CETC 24 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 24 Research Institute filed Critical CETC 24 Research Institute
Priority to CN201610326344.0A priority Critical patent/CN105915209B/en
Publication of CN105915209A publication Critical patent/CN105915209A/en
Application granted granted Critical
Publication of CN105915209B publication Critical patent/CN105915209B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/09441Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET of the same canal type

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)

Abstract

The present invention relates to a kind of multifunctional low power consumption fuses to trim control circuit, including two fuses trim control circuit, and two fuses trim control circuit and form difference channel;It includes fuse cell circuit and ON-OFF control circuit that the fuse, which trims control circuit, the fuse cell circuit includes nor gate NOR, fusing NMOS tube N1, detection NMOS tube N2, switch NMOS tube N3, the ON-OFF control circuit includes switch S1~S4 and storage unit, and the storage unit has first input end, the second input terminal and output end OUTPUT.The present invention realizes the initialization of fuse signal, the write-in of data, the reading of data by using switching sequence.

Description

A kind of multifunctional low power consumption fuse trims control circuit and its control method
Technical field
The invention belongs to Analogous Integrated Electronic Circuits technical field, more particularly to a kind of multifunctional low power consumption fuse trims control electricity Road and its control method.
Background technology
Approach by inchmeal (SAR:Successive-Approximation-Register, successive approximation register) ADC is normal One of ADC structure types have the advantages such as simple in structure, easy of integration, low-power consumption, and are applied widely.However, with The reduction of IC design technology and technology feature size, SOC scales are increasing, the power consumption to the ADC being embedded It is proposed tightened up requirement with performance.
Fuse trims technology and is used widely in the chips such as SARADC, and fuse output signal is controlled by fusing, from And to control external signal to optimize circuit key parameter, raising SARADC performances.
Conventional fuse structure is single, simple in sequential operation.But it is only capable of realizing disposable fusing operation, and is grasping It is higher that data power consumption is read after work, is had a single function, and the circuit design of current complexity and multi-functional requirement are can no longer meet.
Invention content
In consideration of it, the object of the present invention is to provide a kind of multifunctional low power consumption fuses to trim control circuit and control method.
What an object of the present invention was realized by following technical solution:A kind of multifunctional low power consumption fuse trims control Circuit, including two fuses trim control circuit, and two fuses trim control circuit and form difference channel;The fuse trims control Circuit processed includes fuse cell circuit and ON-OFF control circuit,
The fuse cell circuit includes nor gate NOR, fusing NMOS tube N1, detection NMOS tube N2, switchs NMOS tube N3, The output end of nor gate NOR is connect with the grid of fusing NMOS tube N1, the source electrode ground connection of fusing NMOS tube N1, fusing NMOS tube N1 Drain electrode be connected with the negative terminal of fuse FUSE, the negative terminal of fuse FUSE is defined as A points;Detect drain electrode and the fuse of NMOS tube N2 The negative terminal of FUSE is connected, and the source electrode of detection NMOS tube N2 is connect with the drain electrode of switch NMOS tube N3, the source of switch NMOS tube N3 Pole is grounded;
The ON-OFF control circuit includes switch S1~S4 and storage unit, and the storage unit has the first input End, the second input terminal and output end OUTPUT;Switch S4 is parallel between first input end and the second input terminal;Switch S3 strings It is coupled between the drain electrode and first input end of detection NMOS tube N2;The connecting pin of switch S3 and first input end is defined as B points;It opens Close S2 one end connect with the second input terminal, the other end of switch S2 is connect with one end of switch S1, the other end of switch S1 and The connecting pin of output end OUTPUT connections, switch S1 and switch S2 is defined as the ends INOUT;
One of nor gate NOR input terminals are connect as Enable Pin EN, another input terminal with B points;
Switch S3 and switch NMOS tube N3 input signals having the same;
One of fuse trims the grid that the A points of control circuit trim the detection NMOS tube N2 in circuit with another fuse Pole connects,
One of fuse trims the grid of the detection NMOS tube N2 in control circuit and another fuse trims control electricity The A points on road connect.
Further, fusing NMOS tube N1 is the larger metal-oxide-semiconductor of breadth length ratio, and detection NMOS tube N2 is width with switch NMOS tube N3 Long smaller metal-oxide-semiconductor.
Further, when switch input signal is high level, switch S1~S4 is closed;When switch input signal is low level, Switch S1~S4 is disconnected.
What an object of the present invention was realized by following technical solution:A kind of multifunctional low power consumption fuse trims control The control method of circuit, including:
1) it initializes, the fuse data of A points is directly read into B points and output end OUTPUT is remained to by storage unit It is constant;
2) data are written, B points are write data by control switch and pass through, are held data in by storage unit B points and output end OUTPUT are constant.
3) data are read, are read data from the ports INOUT by controlling switch;
4) true fusing decides whether the fuse that fuses according to write-in data by EN.
As a result of above technical scheme, the present invention has following advantageous effects:
By using different method of controlling switch, the initialization, write-in and reading of fuse data may be implemented, make to melt Silk trims control circuit and realizes multiple functions.Each process can control the turn-on time of each switch, can pass through reduction This time reduces the power consumption of circuit, while the only consumption very low-power consumption in the data manipulation of this turn-on time.Only when Power consumption is just consumed when needing to operate fuse data;After completing fuse storage unit data manipulation, circuit no longer consumes Power consumption makes circuit realize low power consumption operation in the whole process in this way.
Description of the drawings
To make the objectives, technical solutions, and advantages of the present invention clearer, below in conjunction with attached drawing to the present invention make into The detailed description of one step, wherein:
Fig. 1 is the circuit diagram that a kind of multifunctional low power consumption fuse trims control circuit;
Fig. 2 is the circuit diagram of external difference circuit;
Fig. 3 is the oscillogram for initializing fuse;
Fig. 4 is the oscillogram that data procedures are written;
Fig. 5 is the oscillogram for reading data procedures.
Specific implementation mode
Below with reference to attached drawing, the preferred embodiment of the present invention is described in detail;It should be appreciated that preferred embodiment Only for illustrating the present invention, the protection domain being not intended to be limiting of the invention.
A kind of multifunctional low power consumption fuse trims control circuit 20, including two fuses trim control circuit 10 and (use hereinafter Module M1 and module M2 replacements), two fuses trim control circuit and form difference channel;The fuse trims control circuit Fuse cell circuit 101 and ON-OFF control circuit 102,
The fuse cell circuit includes nor gate NOR, fusing NMOS tube N1, detection NMOS tube N2, switch NMOS tube N3; The output end of nor gate NOR is connect with the grid of fusing NMOS tube N1, determines whether fuse fuses;The source electrode of the NMOS tube that fuses N1 The drain electrode of ground connection, fusing NMOS tube N1 is connected with the negative terminal of fuse FUSE, and the negative terminal of fuse FUSE is defined as A points;Detection The drain electrode of NMOS tube N2 is connected with the negative terminal of fuse FUSE, and the drain electrode of the source electrode and switch NMOS tube N3 of detection NMOS tube N2 connects It connects, the source electrode ground connection of switch NMOS tube N3.In the present embodiment, fusing NMOS tube N1 is the larger metal-oxide-semiconductor of breadth length ratio to reach Bigger current fusing fuse when grid voltage is high level;It is that breadth length ratio is smaller to detect NMOS tube N2 and switch NMOS tube N3 Metal-oxide-semiconductor.
The ON-OFF control circuit includes switch S1~S4 and storage unit, and connection type is as shown in Figure 1.It is described to deposit Storage unit has first input end, the second input terminal and output end OUTPUT;Switch S4 is parallel to first input end and second Between input terminal;Switch S3 is series between the drain electrode and first input end of detection NMOS tube N2;Switch S3 and first input end Connecting pin be defined as B points;One end of switch S2 is connect with the second input terminal, and the other end of switch S2 connects with one end of switch S1 It connects, the other end of switch S1 is connect with output end OUTPUT, and the connecting pin of switch S1 and switch S2 is defined as the ends INOUT;It is described One of nor gate NOR input terminals are connect as Enable Pin EN, another input terminal with B points;Switch S3 and switch NMOS Pipe N3 input signals having the same;One of fuse trims the A points of control circuit and another fuse trims in circuit Detect the grid connection of NMOS tube N2, one of fuse trim the detection NMOS tube N2 in control circuit grid and another Fuse trims the A points connection of control circuit.
In the present embodiment, it is closed when switch input signal is high, switch disconnects when switch input signal is low;The letter of S3 Number with switch the N3 grid signals of NMOS tube it is identical;Storage unit is enabled when S4 is closed, and storage unit latch data can simultaneously incite somebody to action It is constant that data remain to output end OUTPUT, while data remaining to B points are constant, and memory module does not work when S4 is disconnected.
The present invention also provides the control methods that a kind of multifunctional low power consumption fuse trims control circuit, including:
1) it initializes, the fuse data of A points is directly read into B points and output end OUTPUT is remained to by storage unit It is constant;
2) data are written, B points are write data by control switch and pass through, are held data in by storage unit B points and output end OUTPUT are constant.
3) data are read, are read data from the ports INOUT by controlling switch;
4) true fusing decides whether the fuse that fuses according to write-in data by EN.
Specifically,
1. the low-power consumption of fuse is read
Before every task, needs to be read out the data of fuse, that is, initialize fuse data.
Attached drawing 3 is the sequence diagram for initializing fuse.Switch S1~S4 action, at this time S1, S2 disconnect, data can not be written with It reads.S3 is closed at the T1 moment, while S4 is disconnected by being closed into, and storage unit does not work at this time, reads A point datas.In T2 It carves S3 to be disconnected by being closed into, S4 is re-closed by being disconnected to simultaneously, and storage unit works and A point datas are maintained at output end OUTPUT is constant, and fuse data is exported from output end OUTPUT at this time.When S3 is high level, S5 is high level at this time, by electricity Source has by fuse FUSE positive and negative terminals, detection NMOS tube N2 hourglass source electrodes, switch NMOS tube N3 hourglass source electrodes to ground access, will produce Electric current, but the reading fuse data time is short (6ns), and data can be held output end OUTPUT, while realize extremely low power dissipation.
2. the low-power consumption of data is written
Attached drawing 4 is the low-power consumption write timing figure of data.By being disconnected to closure, (closing time can basis at the T3 moment by S2 External clock length controls, and can pass through and control closing time length and control power consumption), while S4 is disconnected by being closed into, data It is written to B points.When data write-in finishes, T4 moment S2 disconnects, S4 is closed, and storage unit is enabled to keep write-in B point datas simultaneously It is constant that B point datas are maintained at output end OUTPUT, data are written at this time to be exported from output end OUTPUT.Since number is written It can be usually controlled within 1us according to the practical control of circuit, the time according to the time, when S2 is high level, S5 is at this time High level, S3 are low level, are not had to ground access by fuse FUSE by power end, so write-in data can realize extremely low work( Consumption.
3. the low-power consumption of data is read
Attached drawing 5 is the low-power consumption readout sequence figure of data.The write-in of data is divided into two steps, and S2, S3, S4 are disconnected.T5 Moment S1 is closed that (closing time can be controlled according to external clock length, and can allow in speed can be with by being disconnected to This time is shortened to reduce power consumption, to control power consumption by controlling closing time length).After data are read, when T6 It carves S1 to disconnect, data are read from the ends INOUT.In reading data procedures, not by power end by fuse FUSE to access, So extremely low power dissipation can be realized by reading data.
4. true fusing operation
True fusing controls signal by carrying out fusing operation to fuse, realize it is state cured, signal it is permanent defeated Go out.The ends EN of NOR are often high before true fusing, i.e. N1 grids input is often low, and fuse does not fuse.After true melt data is written, Data are maintained at B points, the i.e. one end NOR by storage unit.Start true fusing operation when EN is low level, when true melt data For high level when, NOR output be it is low, fuse does not fuse, after solidification A point datas be high level;When true melt data is low electricity Usually, NOR outputs are height, and fuse failure, A point datas are low level after solidification.Repetitive operation fuse initialization data after solidification When read solidification after data.
5. outside low-power consumption difference fuse way of realization
External low-power consumption difference fuse way of realization such as attached drawing 2.Such as 10 low-power consumption of M1 and M2 inside modules structure are multi-functional Fuse trimming module, M1 modules As point are connected to the ends S5 of other side, the i.e. switch of 10 modules with M2 modules As point by difference form The grid of NMOS tube N2.M1 modules do not export, but as write-in data, preserve data, read data and use;M2 modules are in this base Output is also used as on plinth to use.When not having to initialize fuse, the grid of S5 connecting valve NMOS tubes N2, S3 is disconnected, and is not had Have from power supply to ground access, does not consume power consumption.When needing very fusing solidification fuse data, when M2 modules need output 1, then melt Disconnected M1 module fuses are low level always for the i.e. grids of switch NMOS tube N2 of its S5 of M2 modules, in the initialization fuse time difference Divide fuse only to have M1 modules and will produce an access from power supply to ground;When M2 modules need output 0, then fuse M2 modules Fuse is always low level for the i.e. grids of switch NMOS tube N2 of its S5 of M1 modules, the difference fuse when initializing fuse It has M2 modules and will produce an access from power supply to ground, only there are one modules to consume power consumption for both of which, compares more Half power consumption is only consumed in traditional structure, realizes more low power consumption operation.
The foregoing is merely the preferred embodiment of the present invention, are not intended to restrict the invention, it is clear that those skilled in the art Various changes and modifications can be made to the invention by member without departing from the spirit and scope of the present invention.If in this way, the present invention Within the scope of the claims of the present invention and its equivalent technology, then the present invention is also intended to include these these modifications and variations Including modification and variation.

Claims (4)

1. a kind of multifunctional low power consumption fuse trims control circuit, it is characterised in that:Control circuit is trimmed including two fuses (10), two fuses trim control circuit and form difference channel;It includes fuse cell circuit that the fuse, which trims control circuit, (101) and ON-OFF control circuit (102),
The fuse cell circuit includes nor gate NOR, fusing NMOS tube N1, detection NMOS tube N2, switch NMOS tube N3 or non- The output end of door NOR is connect with the grid of fusing NMOS tube N1, the source electrode ground connection of fusing NMOS tube N1, the leakage of fusing NMOS tube N1 Pole is connected with the negative terminal of fuse FUSE, and the negative terminal of fuse FUSE is defined as A points;Detect drain electrode and the fuse FUSE of NMOS tube N2 Negative terminal be connected, the source electrode of detection NMOS tube N2 is connect with the drain electrode of switch NMOS tube N3, and the source electrode for switching NMOS tube N3 connects Ground;
The ON-OFF control circuit includes switch S1~S4 and storage unit, and the storage unit is with first input end, the Two input terminals and output end OUTPUT;Switch S4 is parallel between first input end and the second input terminal;Switch S3 is series at Between the drain electrode and first input end that detect NMOS tube N2;The connecting pin of switch S3 and first input end is defined as B points;Switch S2 One end connect with the second input terminal, the other end of switch S2 is connect with one end of switch S1, the other end of switch S1 and output OUTPUT connections, the connecting pin of switch S1 and switch S2 is held to be defined as the ends INOUT;
One of nor gate NOR input terminals are connect as Enable Pin EN, another input terminal with B points;
Switch S3 and switch NMOS tube N3 input signals having the same;
The grid that one of fuse trims the A points of control circuit and another fuse trims the detection NMOS tube N2 in circuit connects It connects, one of fuse trims the A that the grid of the detection NMOS tube N2 in control circuit trims control circuit with another fuse Point connection.
2. multifunctional low power consumption fuse according to claim 1 trims control circuit, it is characterised in that:The NMOS tube that fuses N1 For the metal-oxide-semiconductor that breadth length ratio is larger, detection NMOS tube N2 is the smaller metal-oxide-semiconductor of breadth length ratio with NMOS tube N3 is switched.
3. multifunctional low power consumption fuse according to claim 1 trims control circuit, it is characterised in that:Switch input signal For high level when, switch S1~S4 is closed;When switch input signal is low level, switch S1~S4 is disconnected.
4. a kind of control method trimming control circuit based on any multifunctional low power consumption fuse of claims 1 to 3, It is characterized in that:Including
1) it initializes, the fuse data of A points is directly read into B points and output end OUTPUT is remained to not by storage unit Become;
2) data are written, B points are write data by control switch and pass through, B points are held data in by storage unit It is constant with output end OUTPUT;
3) data are read, are read data from the ports INOUT by controlling switch;
4) true fusing decides whether the fuse that fuses according to write-in data by EN.
CN201610326344.0A 2016-05-17 2016-05-17 A kind of multifunctional low power consumption fuse trims control circuit and its control method Active CN105915209B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610326344.0A CN105915209B (en) 2016-05-17 2016-05-17 A kind of multifunctional low power consumption fuse trims control circuit and its control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610326344.0A CN105915209B (en) 2016-05-17 2016-05-17 A kind of multifunctional low power consumption fuse trims control circuit and its control method

Publications (2)

Publication Number Publication Date
CN105915209A CN105915209A (en) 2016-08-31
CN105915209B true CN105915209B (en) 2018-09-18

Family

ID=56749243

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610326344.0A Active CN105915209B (en) 2016-05-17 2016-05-17 A kind of multifunctional low power consumption fuse trims control circuit and its control method

Country Status (1)

Country Link
CN (1) CN105915209B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107994894B (en) * 2017-11-23 2022-01-28 成都华微电子科技股份有限公司 Polysilicon fuse pre-trimming circuit
CN112562769B (en) * 2020-11-23 2023-07-25 电子科技大学 Digital trimming system with pre-trimming function
CN112992245A (en) * 2020-12-25 2021-06-18 上海华力微电子有限公司 efuse unit structure, double-row structure of efuse unit and application circuit of efuse unit structure

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101226220A (en) * 2007-01-16 2008-07-23 夏普株式会社 Reference current source circuit and infrared signal processing circuit
JP5225643B2 (en) * 2007-09-25 2013-07-03 新日本無線株式会社 Trimming circuit
CN103825601A (en) * 2012-11-15 2014-05-28 东莞赛微微电子有限公司 Fuse trimming and adjusting circuit
CN104967438A (en) * 2015-06-30 2015-10-07 中国电子科技集团公司第二十四研究所 Current type fuse control circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101226220A (en) * 2007-01-16 2008-07-23 夏普株式会社 Reference current source circuit and infrared signal processing circuit
JP5225643B2 (en) * 2007-09-25 2013-07-03 新日本無線株式会社 Trimming circuit
CN103825601A (en) * 2012-11-15 2014-05-28 东莞赛微微电子有限公司 Fuse trimming and adjusting circuit
CN104967438A (en) * 2015-06-30 2015-10-07 中国电子科技集团公司第二十四研究所 Current type fuse control circuit

Also Published As

Publication number Publication date
CN105915209A (en) 2016-08-31

Similar Documents

Publication Publication Date Title
US8254156B2 (en) Data holding device
US9407264B1 (en) System for isolating integrated circuit power domains
CN105915209B (en) A kind of multifunctional low power consumption fuse trims control circuit and its control method
US20060214687A1 (en) Isolation cell used as an interface from a circuit portion operable in a power-down mode to a circuit portion in a power-up mode
US20100066414A1 (en) Leakage compensation for sample and hold devices
CN105099159A (en) Quick starting circuit for DC-DC converter
CN105741870A (en) Nonvolatile D flip-flop circuit based on memristor
CN110008069A (en) Power supply control switching circuit and control method
CN207926553U (en) A kind of multifunction switch controller
CN101227183B (en) Schmidt trigger circuit
CN104205650A (en) Inverter-and-switched-capacitor-based squelch detector apparatus and method
EP3447603A1 (en) Device for generating voltage and semiconductor chip
CN106200846A (en) Power on and off reset circuit and chip
CN107565951A (en) Multimode signal generating circuit
US9417648B1 (en) Power switch with source-bias mode for on-chip powerdomain supply drooping
KR100824762B1 (en) Capacitive coupling assisted voltage switching
CN109684722A (en) It is a kind of for prevent chip system power up leak electricity design circuit
CN201797500U (en) Bipolar latched Hall switch circuit
CN110221677A (en) A kind of processor and electronic equipment
CN110196678A (en) Data stores determination device
CN101504863B (en) Memory and method for suppressing energy consumption of memory leakage current
CN201690358U (en) Circuit structure for ensuring normal work state switching of submodules in multi-module system
US20070171731A1 (en) Leakage mitigation logic
KR102499010B1 (en) Power gating circuit for holding data in logic block
CN205384877U (en) Non -volatile D flip -flop circuit based on recall and hinder

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant