CN105374400A - Method for reducing read power consumption - Google Patents

Method for reducing read power consumption Download PDF

Info

Publication number
CN105374400A
CN105374400A CN201510837268.5A CN201510837268A CN105374400A CN 105374400 A CN105374400 A CN 105374400A CN 201510837268 A CN201510837268 A CN 201510837268A CN 105374400 A CN105374400 A CN 105374400A
Authority
CN
China
Prior art keywords
reference circuit
read
control signal
power consumption
read control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510837268.5A
Other languages
Chinese (zh)
Inventor
胡洪
张建军
张赛
程莹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GigaDevice Semiconductor Beijing Inc
Original Assignee
GigaDevice Semiconductor Beijing Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GigaDevice Semiconductor Beijing Inc filed Critical GigaDevice Semiconductor Beijing Inc
Priority to CN201510837268.5A priority Critical patent/CN105374400A/en
Publication of CN105374400A publication Critical patent/CN105374400A/en
Pending legal-status Critical Current

Links

Abstract

The invention discloses a method for reducing read power consumption. The method comprises the following steps: S1, starting a read operation, and opening a control logic circuit and a reference circuit; S2, judging whether a read control signal is started or not, if so, performing the step S3, and otherwise, performing the step S5; S3, closing a reference circuit pull-down signal; S4, judging whether the read control signal is ended or not, if so, performing the step S5, and otherwise, continuously performing the step S3; and S5, opening the reference circuit pull-down signal. According to the method for reducing the read power consumption provided by the embodiment of the invention, whether a system is in a data reading state or not can be judged by judging whether the read control signal is started or not, such that opening and closing of the reference circuit pull-down signal can be controlled; the reference circuit is closed during the two-time data reading periods; and thus, the purpose of further reducing the read power consumption of the system is achieved.

Description

The method of power consumption is read in a kind of reduction
Technical field
The embodiment of the present invention relates to technical field of memory, is specifically related to a kind of method that power consumption is read in reduction.
Background technology
Along with the development of science and technology, mobile device and wearable device are widely used, and these equipment are mostly using battery as power supply, so also more and more higher to the power consumption requirements of integrated circuit (IC) chip in equipment.But nonvolatile flash memory medium (norflash) is as one of the main storage chip of mobile device, has had requirements at the higher level to its power consumption performance.
So how reducing the power consumption of memory chip in mobile device is a urgent problem.At serial peripheral interface (SerialPeripheralInterface, SPI) in norflash, existing read data operating process is: first open the control logic circuit in norflash and reference circuit after read operation starts, then start read control signal and read data, each reading 8 or the data of 16, data sequential serial exports, between twice read operation, reference circuit is opened always, reference circuit enable signal REFEN as shown in Figure 1 and the waveform variation diagram of read control signal SENSEN, obviously can cause more power wastage.Such as, be in the SPInorflash product of 3V in operating voltage, during twice read operation, the electric current of mimic channel is 1mA, the electric current of reference circuit is 1.5mA, if can reduce the electric current of 1.5mA by closing reference circuit, so in the unit interval, the power consumption of system just can reduce 4.5mW.
So need to reduce further to read power consumption.
Summary of the invention
The invention provides a kind of method that power consumption is read in reduction, to realize the power consumption of reduction system.
Embodiments provide a kind of method that power consumption is read in reduction, the method comprises:
S1, read operation start, and open control logic circuit and reference circuit;
S2, judge whether read control signal starts, if so, then perform S3, otherwise perform S5;
S3, closedown reference circuit degrade signal;
S4, judge whether read control signal terminates, and if it is performs S5, otherwise continue to perform S3;
S5, open reference circuit degrade signal.
Described reference circuit degrade signal is for closing reference circuit.
Described read control signal starts to read data from data array after starting.
Described data comprise 8 byte datas or 16 byte datas.
The data serial that described read control signal terminates rear reading outputs to output port.
Embodiments provide a kind of method that power consumption is read in reduction, judge whether system is being in the state of read data by judging whether read control signal starts, and then control opening and closedown of reference circuit degrade signal.Achieve and close with reference to circuit during twice read data, reach the object that further reduction system reads power consumption.
Accompanying drawing explanation
Fig. 1 is the waveform variation diagram of reference circuit enable signal and read control signal in prior art;
Fig. 2 is the method flow diagram that power consumption is read in a kind of reduction in the embodiment of the present invention one;
Fig. 3 is the waveform variation diagram of reference circuit enable signal, reference circuit degrade signal and read control signal in the embodiment of the present invention one.
Embodiment
Below in conjunction with drawings and Examples, the present invention is described in further detail.Be understandable that, specific embodiment described herein is only for explaining the present invention, but not limitation of the invention.It also should be noted that, for convenience of description, illustrate only part related to the present invention in accompanying drawing but not entire infrastructure.
Embodiment one
Fig. 2 reads the method flow diagram of power consumption for a kind of reduction that the embodiment of the present invention one provides, the present embodiment is applicable to the situation reducing memory chip power consumption, the method can be performed by the device of read data, and this device can adopt the form of hardware and/or software to realize.
The method is specific as follows:
S1, read operation start, and open control logic circuit and reference circuit;
Concrete, in norflash or nandflash product, need to open control logic circuit and reference circuit before chip is started working, to control follow-up operation.
S2, judge whether read control signal starts, if so, then perform S3, otherwise perform S5;
Concrete, when after system acceptance to read command, read control signal saltus step is high level, and high level is useful signal herein, namely starts read control signal, and now system starts to read data from data array.When system will read data, then perform S3, close reference circuit degrade signal, allow reference circuit work on, assisted the operation of read data, if read control signal is low level, illustrate that read control signal is not activated, system is not in the process of read data, then perform S5, opens reference circuit degrade signal, close reference circuit, reach the object reducing and read power consumption.
Preferably, described data can be 8 byte datas or 16 byte datas, can also be more multibyte data certainly.
S3, closedown reference circuit degrade signal;
Closing reference circuit degrade signal is to allow reference circuit work on, and illustrates that now system will start read data or be in the process of read data.
S4, judge whether read control signal terminates, and if it is performs S5, otherwise continue to perform S3;
Judging whether read control signal terminates is by judging whether saltus step is low level to read control signal, i.e. invalid signals, if detect that read control signal saltus step is low level, then illustrate that read control signal terminates, the operation of read data terminates, and the data serial now read outputs to output port, at the S5 of execution during this period of time that data serial exports, open reference circuit degrade signal, close reference circuit, realize reducing the object reading power consumption.Do not terminate if judged result is read control signal, then illustrative system is also in the process of read data, reference circuit degrade signal is in closed condition, reference circuit is in open mode, then now continue perform S3 be meant to allow reference circuit keep open mode, the carrying out of auxiliary read operation, need not implement a shutoff operation to described reference circuit degrade signal again.
S5, open reference circuit degrade signal;
The object opening reference circuit degrade signal reduces system power dissipation to close reference circuit.
In order to clearly represent the technical scheme of the present embodiment, Fig. 3 gives the waveform variation diagram of reference circuit enable signal REFEN, reference circuit degrade signal REFEN_LP and read control signal SENSEN.Open reference circuit degrade signal REFEN_LP twice read control signal SENSEN valid period, close reference circuit.
Embodiments provide a kind of method that power consumption is read in reduction, judge whether system is being in the state of read data by judging whether read control signal starts, when system will start to read data or reading data then to close reference circuit degrade signal, open reference circuit; Then open reference circuit degrade signal when system is not in the state reading data, close reference circuit, achieve and close with reference to circuit during twice read data, reach the object reducing system power dissipation further.
Note, above are only preferred embodiment of the present invention and institute's application technology principle.Skilled person in the art will appreciate that and the invention is not restricted to specific embodiment described here, various obvious change can be carried out for a person skilled in the art, readjust and substitute and can not protection scope of the present invention be departed from.Therefore, although be described in further detail invention has been by above embodiment, the present invention is not limited only to above embodiment, when not departing from the present invention's design, can also comprise other Equivalent embodiments more, and scope of the present invention is determined by appended right.

Claims (5)

1. a method for power consumption is read in reduction, it is characterized in that, comprising:
S1, read operation start, and open control logic circuit and reference circuit;
S2, judge whether read control signal starts, if so, then perform S3, otherwise perform S5;
S3, closedown reference circuit degrade signal;
S4, judge whether read control signal terminates, and if it is performs S5, otherwise continue to perform S3;
S5, open reference circuit degrade signal.
2. method according to claim 1, is characterized in that, described reference circuit degrade signal is for closing reference circuit.
3. method according to claim 1, is characterized in that, read control signal starts to read data from data array after starting.
4. method according to claim 3, is characterized in that, described data comprise 8 byte datas or 16 byte datas.
5. circuit according to claim 1, is characterized in that, the data serial that read control signal terminates rear reading outputs to output port.
CN201510837268.5A 2015-11-26 2015-11-26 Method for reducing read power consumption Pending CN105374400A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510837268.5A CN105374400A (en) 2015-11-26 2015-11-26 Method for reducing read power consumption

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510837268.5A CN105374400A (en) 2015-11-26 2015-11-26 Method for reducing read power consumption

Publications (1)

Publication Number Publication Date
CN105374400A true CN105374400A (en) 2016-03-02

Family

ID=55376517

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510837268.5A Pending CN105374400A (en) 2015-11-26 2015-11-26 Method for reducing read power consumption

Country Status (1)

Country Link
CN (1) CN105374400A (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6388924B1 (en) * 1999-08-02 2002-05-14 Seiko Epson Corporation Semiconductor integrated device and electronic apparatus mounted with the device
CN1813311A (en) * 2003-06-27 2006-08-02 飞思卡尔半导体公司 Variable gate bias for a reference transistor in a non-volatile memory
US20060202561A1 (en) * 2004-12-06 2006-09-14 Stmicroelectronics Pvt. Ltd. Supply voltage identifier
US20090175074A1 (en) * 2007-12-21 2009-07-09 Em Microelectronic-Marin S.A. Device for reading a low-consumption non-volatile memory and its implementing method
US20140376317A1 (en) * 2012-12-10 2014-12-25 Freescale Semiconductor, Inc. Reducing the power consumption of memory devices

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6388924B1 (en) * 1999-08-02 2002-05-14 Seiko Epson Corporation Semiconductor integrated device and electronic apparatus mounted with the device
CN1813311A (en) * 2003-06-27 2006-08-02 飞思卡尔半导体公司 Variable gate bias for a reference transistor in a non-volatile memory
US20060202561A1 (en) * 2004-12-06 2006-09-14 Stmicroelectronics Pvt. Ltd. Supply voltage identifier
US20090175074A1 (en) * 2007-12-21 2009-07-09 Em Microelectronic-Marin S.A. Device for reading a low-consumption non-volatile memory and its implementing method
US20140376317A1 (en) * 2012-12-10 2014-12-25 Freescale Semiconductor, Inc. Reducing the power consumption of memory devices

Similar Documents

Publication Publication Date Title
CN104769841B (en) For reducing the clock gating circuit of dynamic power
US11202358B2 (en) Discharge method and circuit for USB connector
CN104272388A (en) Ultra-deep power-down mode for memory devices
US9966781B2 (en) Apparatus for battery charger with controlled charge current and associated methods
CN105119240A (en) Short-circuit protection circuit of primary-side feedback voltage sampling resistor
CN104281465B (en) Computer and awakening method thereof
WO2009099499A3 (en) State retaining power gated latch and method therefor
US20190086946A1 (en) Apparatus and methods for reducing clock-ungating induced voltage droop
CN107886997A (en) A kind of EMMC test devices and method
CN106292987B (en) A kind of processor power-off sequential control system and method
CN206363301U (en) The TYPE_C interface protocol chips of super low-power consumption
CN104919703B (en) Single-ended comparators circuit with high voltage input capability
CN107037870A (en) A kind of FPGA power control circuits and fpga chip
CN105374400A (en) Method for reducing read power consumption
TW201438372A (en) Universal serial bus chargers and management methods
KR20130129787A (en) Semiconductor module
CN105304120B (en) A kind of DDR controller low power consumpting controling circuit based on DFI interfaces
CN107967041A (en) A kind of power on configuration control method of more FPGA
CN209625154U (en) A kind of SOC electric power management circuit
CN204116848U (en) A kind of many power control circuits
CN103744501B (en) A kind of method and device of mobile terminal CPU frequency modulation
CN206575387U (en) The controllable semi-conductor electricity source protection switch of switching rate
CN103594113B (en) One prevents memory chip internal storage unit power-on and power-off to be written over circuit structure
CN108075662A (en) The equipment of semiconductor device and overcurrent protection
CN105159862A (en) Method for reducing power consumption of reading

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20160302