CN104731685A - Computer system with hard disk time state indication function - Google Patents
Computer system with hard disk time state indication function Download PDFInfo
- Publication number
- CN104731685A CN104731685A CN201310695536.5A CN201310695536A CN104731685A CN 104731685 A CN104731685 A CN 104731685A CN 201310695536 A CN201310695536 A CN 201310695536A CN 104731685 A CN104731685 A CN 104731685A
- Authority
- CN
- China
- Prior art keywords
- pin
- connector
- hard disk
- control chip
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Debugging And Monitoring (AREA)
- Power Sources (AREA)
Abstract
Provided is a computer system with a hard disk time state indication function. A first connector, a second connector, a third connector, a control chip and a first digital tube are arranged on a hard disk back plate. A first signal pin, a second signal pin, a third signal pin and a fourth signal pin of the first connector are connected with those of the second connector, a first input output pin and a second input output pin of the control chip are connected with a first pin and a second pin of the third connector, a third input output pin, a fourth input output pin, a fifth input output fin, a sixth input output pin, a seventh input output pin, an eighth input output pin, a ninth input output pin and a tenth input output pin of the control chip are connected with a tenth pin, a ninth pin, an eighth pin, a fifth pin, a fourth pin, a second pin, a third pin and a seventh pin of the first digital tube of the first digital tube, a first pin, a second pin, a third pin, a fourth pin, a fifth pin and a sixth pin of the first digital tube are connected with a first voltage power supply. A main board is provided with a platform controller, a fourth connector and a fifth connector. The platform controller is connected with a first input output pin, a second input output pin, a third input output pin and a fourth input output pin of the fourth connector, and a clock pin and a data pin of the platform controller are connected with a first pin and a second pin of the fifth connector. The computer system with the hard disk time state indication function can display delivery time and use time of a hard disk and facilitates observation for a user.
Description
Technical field
The present invention relates to a kind of computer system with hard disk time state deixis.
Background technology
At present, connect by hard disk backboard the memory capacity that some hard disks carry out expanding system in server system, but, job insecurity may be caused when the service time of hard disk arrives to a certain degree, server system data is even caused to store and to lose, even if hard disk service time is long but also may cause hard disk failure due to the impact of the time of making the product long external environment humidity etc., therefore, user needs service time and the time of making the product of understanding described hard disk in time, prevent long or time of making the product hard disk service time from crossing for a long time and causing server system failure with this.
Summary of the invention
In view of this, be necessary to provide a kind of computer system with hard disk time state deixis, the service time of hard disk and the time of making the product can be shown.
A kind of computer system with hard disk time state deixis, comprise a hard disk backboard and a mainboard, described hard disk backboard is arranged the first to the 3rd connector, control chip and the first charactron, described first connector is for being electrically connected a hard disk, first to fourth signal pins of described first connector is connected respectively first to fourth signal pins of described second connector, first and second input and output pin of described control chip is connected respectively first and second pin of described 3rd connector, 3rd pin ground connection of described 3rd connector, 3rd to the tenth input and output pin of described control chip is connected respectively the tenth pin of described first charactron, 9th pin, 8th pin, 5th pin, 4th pin, second pin, 3rd pin and the 7th pin, described first charactron first and the 6th pin all connect one first voltage source, described mainboard is arranged a platform controller, for being electrically connected the 4th connector of described second connector and the 5th connector for being electrically connected described 3rd connector, first to fourth input and output pin of described platform controller is connected respectively first to fourth signal pins of described 4th connector, the clock pins of described platform controller connects the first pin of described 5th connector, the data pin of described platform controller connects the second pin of described 5th connector, the 3rd pin ground connection of described 5th connector, during work, described platform controller is read the date of production of described hard disk by described 4th connector, the second connector and the first connector and is outputed it to described control chip, the date of production received and current date are compared the time of making the product obtaining described hard disk by described control chip, and control described first charactron and shown at the time of making the product of described hard disk.
The described computer system with hard disk time state deixis obtains the time of making the product of described hard disk by described platform controller and described control chip, and after being resolved, the time of making the product of described hard disk shows by described first charactron of control, observes with person easy to use.
Accompanying drawing explanation
Fig. 1 is the block scheme that the present invention has the better embodiment of the computer system of hard disk time state deixis.
Fig. 2 and Fig. 3 is the circuit diagram of hard disk backboard in Fig. 1.
Fig. 4 is the circuit diagram of mainboard in Fig. 1.
Main element symbol description
| Hard disk backboard | 100 |
| Mainboard | 200 |
| Connector | J1-J5 |
| Hard disk | 300 |
| Charactron | 30、40 |
| Platform controller | 10 |
| Resistance | R1-R26 |
| Electric capacity | C1-C4 |
| Control chip | U1 |
| Computer system | 1 |
Following embodiment will further illustrate the present invention in conjunction with above-mentioned accompanying drawing.
Embodiment
Please refer to Fig. 1 to Fig. 4, the better embodiment that the present invention has the computer system 1 of hard disk time state deixis comprises hard disk backboard 100 and a mainboard 200.Connect a hard disk 300 for described hard disk backboard 100 to be in the present embodiment described.
Described hard disk backboard 100 is provided with connector J1-J3, control chip U1, electric capacity C1-C4, resistance R1-R24 and charactron 30 and 40.In the present embodiment, all the other electronic components on described hard disk backboard 100 are identical with the electronic component on usual hard disk backboard, do not repeat them here.Described connector J1 is for being electrically connected hard disk 300, and its pin TP+, TP-, RP-and RP+ are connected respectively pin RX0+, RX0-, TX0+ and TX0-of described connector J2.The voltage pin V5_P of described connector J1 connects voltage source P5V through described resistance R1, and its voltage pin V5_1 and V5_2 all connects described voltage source P5V.The voltage pin V12_P of described connector J1 connects a voltage source P12V through described resistance R2, and its voltage pin V12_1 and V12_2 all connects described voltage source P12V.
Input and output pin IO20 and IO19 of described control chip U1 is connected respectively the pin 1 and 2 of described connector J3, pin 3 ground connection of described connector J3.The input and output pin VCCIO1 of described control chip U1 connects a voltage source P3V3 and through described electric capacity C1 ground connection.The input and output pin VCCIO2 of described control chip U1 connects described voltage source P3V3 and through described electric capacity C2 ground connection.The input and output pin INT1 of described control chip U1 connects described voltage source P3V3 and through described electric capacity C3 ground connection, and the input and output pin INT2 of described control chip U1 connects described voltage source P3V3 and through described electric capacity C4 ground connection.The input and output pin OE1 of described control chip U1 is through described resistance R3 ground connection, and the input and output pin OE2 of described control chip U1 is through described resistance R4 ground connection.The input and output pin TCK of described control chip U1 is through described resistance R5 ground connection, its input and output pin TDI connects described voltage source P3V3 through described resistance R6, its input and output pin TDO connects described voltage source P3V3 through described resistance R7, and its input and output pin TMS connects described voltage source P3V3 through described resistance R8.The input and output pin IO1-IO8 of described control chip U1 connects the pin 10,9,8,5,4,2,3 and 7 of described charactron 30 respectively through described resistance R9-R16, the input and output pin IO9-1O16 of described control chip U1 connects the pin 10,9,8,5,4,2,3 and 7 of described charactron 40 respectively through described resistance R17-R24.The pin 1 and 6 of described charactron 30 and 40 all connects described voltage source P3V3.
Described mainboard 200 is arranged a platform controller (platform controller hub, PCH) 10, connector J4 and J5 and resistance R25 and R26.In the present embodiment, all the other electronic components on described mainboard 200 are identical with the electronic component on usual mainboard, do not repeat them here.Described connector J4 is for being electrically connected the connector J2 on described hard disk backboard 100, and described connector J5 is for being electrically connected the connector J3 on described hard disk backboard 100.Input and output pin RX0_DP, RX0_DN, TX0_DP and TX0_DN of described PCH10 are connected respectively pin TX0+, TX0-, RX0+ and RX0-of described connector J4.The clock pins SCL of described PCH10 connects the pin 1 of described connector J5 through described resistance R25, its data pin SDA connects the pin 2 of described connector J5 through described resistance R26, pin 3 ground connection of described connector J5.
During use, connector J1 on described hard disk backboard 100 connects described hard disk 300, connector J2 on described hard disk backboard 100 is connected to the connector J4 on described mainboard 200 by a cable, and the connector J3 on described hard disk backboard 100 is connected to the connector J5 on described mainboard 200 by a cable.
When after described mainboard 200 electrifying startup, described PCH10 exports hard disk controlling signal by described connector J4, J2 and J1, as SATA or SAS signal give as described in hard disk 300, carry out reading and writing data to control described hard disk 300.Because its date of production has been stored in described hard disk 300 when dispatching from the factory by hard disk 300, therefore, when described hard disk 300 works, described PCH10 can obtain its date of production by described connector J4, J2 and J1 from described hard disk 300 and output it to described control chip U1, the date of production received and current date compare by described control chip U1, to calculate the time of making the product of described hard disk 300, and control described charactron 30 time of making the product of described hard disk 300 is shown.For the ease of display, with full 1 year for the time of making the product of time limit by described hard disk 300 shows.Wherein when the time of making the product of described hard disk 300 is less than 1 year, described control chip U1 judges that the time of making the product of described hard disk 300 is 1 year, and described charactron 30 shows " 1 "; When the time of making the product of described hard disk 300 is greater than 1 year and is less than 2 years, described control chip U1 judges that the time of making the product of described hard disk 300 is 2 years, and described charactron 30 shows " 2 "; When the time of making the product of described hard disk 300 is greater than 2 years and is less than 3 years, described control chip U1 judges that the time of making the product of described hard disk 300 is 3 years, and described charactron 30 shows " 3 "; When the time of making the product of described hard disk 300 is greater than 3 years and is less than 4 years, described control chip U1 judges that the time of making the product of described hard disk 300 is 4 years, and described charactron 30 shows " 4 "; When the time of making the product of described hard disk 300 is greater than 4 years and is less than 5 years, described control chip U1 judges that the time of making the product of described hard disk 300 is 5 years, and described charactron 30 shows " 5 ", by that analogy.As described in date of production of hard disk 300 be on September 10th, 2012, current date is on Dec 10th, 2013, then described control chip U1 calculates the time of making the product of described hard disk 300 is 2 years, and now described charactron 30 shows " 2 ".
Because described hard disk 300 can record the power-on time of self and be stored, as when as described in hard disk 300 power on time, first main control chip in described hard disk 300 reads the power-on time stored in its internal storage, as 0 day (not being previously used before hard disk 300 namely), and with the power-on time of described storage, as based on 0 day to as described in this power-on time of hard disk 300, as within 5 days, carried out recording and will within 5 days, being stored in internal storage after record, when described hard disk 300 powers on again, main control chip in described hard disk reads the power-on time stored in its internal storage, as 5 days (before hard disk 300 namely, used service time is 5 days), and with the power-on time stored, as based on 5 days to as described in this power-on time of hard disk 300, as within 8 days, carried out recording and will within 13 days, being stored in internal storage after record, by that analogy.Described PCH10 reads the power-on time of described hard disk 300 from described hard disk 300 by described connector J4, J2 and J1, and output it to described control chip U1, described control chip U1 judges the service time of described hard disk 300 according to the power-on time received, and controls described charactron 40 and shown the service time of described hard disk 300.For the ease of display, with full 1 year for showing the service time of time limit by described hard disk 300.Wherein when the power-on time of described hard disk 300 is less than 1 year, described control chip U1 judges that the service time of described hard disk 300 is 0 year, and described charactron 40 shows " 0 "; When the power-on time of described hard disk 300 is greater than 1 year and is less than 2 years, described control chip U1 judges that the service time of described hard disk 300 is 1 year, and described charactron 40 shows " 1 "; When the power-on time of described hard disk 300 is greater than 2 years and is less than 3 years, described control chip U1 judges that the service time of described hard disk 300 is 2 years, and described charactron 40 shows " 2 "; When the power-on time of described hard disk 300 is greater than 3 years and is less than 4 years, described control chip U1 judges that the service time of described hard disk 300 is 3 years, and described charactron 40 shows " 3 "; When the power-on time of described hard disk 300 is greater than 4 years and is less than 5 years, described control chip U1 judges that the service time of described hard disk 300 is 4 years, and described charactron 40 shows " 4 ", by that analogy.
The described computer system with hard disk time state deixis obtains the time of making the product and the service time of described hard disk 300 by described PCH10 and described control chip U1, and after being resolved, the time of making the product of described hard disk 30 and service time show by the described charactron 30 and 40 of control, observe with person easy to use.
Claims (5)
1. one kind has the computer system of hard disk time state deixis, comprise a hard disk backboard and a mainboard, described hard disk backboard is arranged the first to the 3rd connector, control chip and the first charactron, described first connector is for being electrically connected a hard disk, first to fourth signal pins of described first connector is connected respectively first to fourth signal pins of described second connector, first and second input and output pin of described control chip is connected respectively first and second pin of described 3rd connector, 3rd pin ground connection of described 3rd connector, 3rd to the tenth input and output pin of described control chip is connected respectively the tenth pin of described first charactron, 9th pin, 8th pin, 5th pin, 4th pin, second pin, 3rd pin and the 7th pin, described first charactron first and the 6th pin all connect one first voltage source, described mainboard is arranged a platform controller, for being electrically connected the 4th connector of described second connector and the 5th connector for being electrically connected described 3rd connector, first to fourth input and output pin of described platform controller is connected respectively first to fourth signal pins of described 4th connector, the clock pins of described platform controller connects the first pin of described 5th connector, the data pin of described platform controller connects the second pin of described 5th connector, the 3rd pin ground connection of described 5th connector, during work, described platform controller is read the date of production of described hard disk by described 4th connector, the second connector and the first connector and is outputed it to described control chip, the date of production received and current date are compared the time of making the product obtaining described hard disk by described control chip, and control described first charactron and shown at the time of making the product of described hard disk.
2. there is the computer system of hard disk time state deixis as claimed in claim 1, it is characterized in that: described hard disk backboard also comprises one second charactron, 11 to the 18 input and output pin of described control chip is connected respectively the tenth pin of described second charactron, the 9th pin, the 8th pin, the 5th pin, the 4th pin, the second pin, the 3rd pin and the 7th pin, described second charactron first and the 6th pin all connect described first voltage source; During work, described platform controller reads the power-on time of described hard disk and outputs it to described control chip, described control chip judges the service time of described hard disk according to the power-on time received, and controls described second charactron and shown the service time of described hard disk.
3. there is the computer system of hard disk time state deixis as claimed in claim 2, it is characterized in that: described hard disk backboard also comprises the first to the 24 resistance, described first resistance is connected between the first voltage pin of described first connector and one second voltage source, described second resistance is connected between the second voltage pin of described first connector and a tertiary voltage source, described 3rd resistance is connected between the 19 input and output pin of described control chip and ground, described 4th resistance is connected between the 20 input and output pin of described control chip and ground, described 5th resistance is connected between the 21 input and output pin of described control chip and ground, described 6th resistance is connected between the 22 input and output pin of described control chip and described first voltage source, described 7th resistance is connected between the 23 input and output pin of described control chip and described first voltage source, described 8th resistance is connected between the 24 input and output pin of described control chip and described first voltage source, described 9th to the 16 resistance is connected to the 3rd to the tenth input and output pin of described control chip and the tenth pin of described first charactron, 9th pin, 8th pin, 5th pin, 4th pin, second pin, between 3rd pin and the 7th pin, described 17 to the 24 resistance is connected to the 11 to the 18 input and output pin of described control chip and the tenth pin of described second charactron, 9th pin, 8th pin, 5th pin, 4th pin, second pin, between 3rd pin and the 7th pin.
4. there is the computer system of hard disk time state deixis as claimed in claim 3, it is characterized in that: described hard disk backboard also comprises first to fourth electric capacity, 25 input and output pin of described control chip connects described first voltage source and through described first capacity earth, 26 input and output pin of described control chip connects described first voltage source and through described second capacity earth, 27 input and output pin of described control chip connects described first voltage source and through described 3rd capacity earth, 28 input and output pin of described control chip connects described first voltage source and through described 4th capacity earth.
5. there is the computer system of hard disk time state deixis as claimed in claim 3, it is characterized in that: described mainboard also comprises the 25 and the 26 resistance, described 25 resistance is connected between the clock pins of described platform controller and the first pin of described 5th connector, and described 26 resistance is connected between the data pin of described platform controller and the second pin of described 5th connector.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310695536.5A CN104731685B (en) | 2013-12-18 | 2013-12-18 | Computer system with hard disk time state instruction function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310695536.5A CN104731685B (en) | 2013-12-18 | 2013-12-18 | Computer system with hard disk time state instruction function |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104731685A true CN104731685A (en) | 2015-06-24 |
| CN104731685B CN104731685B (en) | 2019-03-26 |
Family
ID=53455597
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310695536.5A Active CN104731685B (en) | 2013-12-18 | 2013-12-18 | Computer system with hard disk time state instruction function |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104731685B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106024042A (en) * | 2016-05-26 | 2016-10-12 | 浪潮电子信息产业股份有限公司 | Method for enhancing reliability of hard disk backboard |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20010007971A1 (en) * | 2000-01-12 | 2001-07-12 | Hideo Okada | Device and method of calculating a residual value of an apparatus based on a history of use of the apparatus as well as an electrical apparatus including the device |
| CN1940885A (en) * | 2005-09-30 | 2007-04-04 | 联想(北京)有限公司 | System and method for counting use time |
| CN101183328A (en) * | 2007-11-30 | 2008-05-21 | 东南大学 | Computer universal serial bus interface device time-limited timing controller |
| CN201725327U (en) * | 2009-10-09 | 2011-01-26 | 联想(北京)有限公司 | Electronic equipment and storage device thereof |
-
2013
- 2013-12-18 CN CN201310695536.5A patent/CN104731685B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20010007971A1 (en) * | 2000-01-12 | 2001-07-12 | Hideo Okada | Device and method of calculating a residual value of an apparatus based on a history of use of the apparatus as well as an electrical apparatus including the device |
| CN1940885A (en) * | 2005-09-30 | 2007-04-04 | 联想(北京)有限公司 | System and method for counting use time |
| CN101183328A (en) * | 2007-11-30 | 2008-05-21 | 东南大学 | Computer universal serial bus interface device time-limited timing controller |
| CN201725327U (en) * | 2009-10-09 | 2011-01-26 | 联想(北京)有限公司 | Electronic equipment and storage device thereof |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106024042A (en) * | 2016-05-26 | 2016-10-12 | 浪潮电子信息产业股份有限公司 | Method for enhancing reliability of hard disk backboard |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104731685B (en) | 2019-03-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8514604B2 (en) | Monitoring system for monitoring serial advanced technology attachment dual in-line memory module | |
| US20130038999A1 (en) | Expansion apparatus for serial advanced technology attachment dual in-line memory module and motherboard for supporting the expansion apparatus | |
| CN104239187A (en) | Hard disk state indicating device | |
| CN103092737A (en) | Computer system with solid-state hard disk rate indication function | |
| CN105097050B (en) | A kind of storage life test method | |
| CN105115532A (en) | Systems and methods that allow for simulations sensor and signal conditioning circuit performance testing | |
| CN103901965A (en) | Expanding device of solid state disk | |
| US20140126138A1 (en) | Serial advanced technology attachment dual in-line memory module device and motherboard for supporting the same | |
| CN102467431A (en) | SATA interface test device and test method thereof | |
| CN102882084A (en) | Hard disk adapter device | |
| CN104731685A (en) | Computer system with hard disk time state indication function | |
| US20140185227A1 (en) | Computer system having capacity indication function of serial advanced technology attachment dual in-line memory module device | |
| CN109783297A (en) | A kind of solid state hard disk uses the wide method for improving of temperature and solid state hard disk | |
| CN106774809B (en) | Test system of hard disk power consumption | |
| CN103514931B (en) | Power supply circuit of hard discs | |
| US20130166956A1 (en) | Diagnostic card for recording reboot times of servers | |
| CN104111893A (en) | Data storage method | |
| US20110040505A1 (en) | Testing System and Method for Testing Charging Circuit | |
| US20190391948A1 (en) | Electronic system capable of detecting number of hot plug insertion and extraction cycles | |
| CN103164313A (en) | Debugging system and debugging method | |
| CN102222029B (en) | Interface testing assisting device | |
| CN104679172A (en) | Motherboard for supporting hybrid-type storage device | |
| CN103399290B (en) | A kind of electric energy meter information verification device | |
| CN103969492A (en) | Device and method for detecting processor voltage | |
| TW201528261A (en) | Hard disk drive having using time indication function |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20171010 Address after: Guangdong province Shenzhen city Longhua District Dalang street community of Longsheng gold dragon road e-commerce incubator exhibition Tao Commercial Plaza E block 706 Applicant after: Shenzhen step Technology Transfer Center Co., Ltd. Address before: Haiyun Binhai Economic and Technological Development Zone, Tianjin City, No. 80 300457 Street Applicant before: Hongfujin Precision Electronics (Tianjin) Co., Ltd. Applicant before: Hon Hai Precision Industry Co., Ltd. |
|
| TA01 | Transfer of patent application right | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20190711 Address after: 226100 Fuxing Road, Yuet Lai Town, Haimen, Nantong, Jiangsu, 20 Patentee after: Nantong excellent art design Co., Ltd. Address before: 518000 Guangdong Shenzhen Longhua New District big wave street Longsheng community Tenglong road gold rush e-commerce incubation base exhibition hall E commercial block 706 Patentee before: Shenzhen step Technology Transfer Center Co., Ltd. |
|
| TR01 | Transfer of patent right |