CN104218832B - A kind of single-phase five level topology and inverters - Google Patents

A kind of single-phase five level topology and inverters Download PDF

Info

Publication number
CN104218832B
CN104218832B CN201310211740.5A CN201310211740A CN104218832B CN 104218832 B CN104218832 B CN 104218832B CN 201310211740 A CN201310211740 A CN 201310211740A CN 104218832 B CN104218832 B CN 104218832B
Authority
CN
China
Prior art keywords
switching tube
level
phase
connects
electric capacity
Prior art date
Application number
CN201310211740.5A
Other languages
Chinese (zh)
Other versions
CN104218832A (en
Inventor
邹海晏
陶磊
张建
王艾
胡勇
Original Assignee
阳光电源股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 阳光电源股份有限公司 filed Critical 阳光电源股份有限公司
Priority to CN201310211740.5A priority Critical patent/CN104218832B/en
Publication of CN104218832A publication Critical patent/CN104218832A/en
Application granted granted Critical
Publication of CN104218832B publication Critical patent/CN104218832B/en

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483Converters with outputs that each can have more than two voltages levels
    • H02M7/487Neutral point clamped inverters

Abstract

The present invention provides a kind of single-phase five level topology and inverters, and single-phase five level topologys include: the first electric capacity, three level bridge arm modules and four switching tubes, and four switching tubes are respectively the first switching tube, the 5th switching tube, the 6th switching tube and the 8th switching tube;One diode of the equal reverse parallel connection of each switching tube;Three level bridge arm modules include two switching tubes and biswitch unit, and the first end of the 3rd switching tube connects primary nodal point, and the second end of the 3rd switching tube connects neutral point N by biswitch unit;First end of the 4th switching tube connects through biswitch unit and connects N, and the second end of the 4th switching tube connects secondary nodal point.Export five level states, reduce the current harmonic content of system, reduce filter inductance, improve electric pressure, suppress common-mode voltage, promote operational efficiency.Need not increase extra hardware circuit and just can realize the balance control of capacitance voltage under total power, complete modulation, it is to avoid the phase output voltage of system is deteriorated to three level by five level.

Description

A kind of single-phase five level topology and inverters

Technical field

The present invention relates to electric and electronic technical field, particularly to single-phase five level topology and the inverters of one.

Background technology

At the new energy field such as solar electrical energy generation and wind-power electricity generation, output is big, device because having for multi-electrical level inverter Switching frequency is low, system equivalent switching frequency high, output harmonic wave is little, dynamic response is fast, transmission frequency bandwidth, Electro Magnetic Compatibility are good Characteristic increasingly comes into one's own.The more multi-level circuit of research is diode clamping formula multi-level circuit at present.Wherein two Clamped formula tri-level circuit Successful utilization is managed in photovoltaic DC-to-AC converter and fan converter field in pole.

But, diode clamp formula four level and above electrical level inverter thereof utilize multiple capacitances in series to be connected across DC side Two ends.Each switching tube in inverter passes sequentially through power diode and is connected with corresponding electric capacity, exports unequal from electric capacity Power the voltage on electric capacity will be caused unequal, so-called capacitance voltage imbalance problem i.e. occurs, so easily occurs relatively The phenomenon that high level is degenerated to relatively low level, such as, deteriorate to three level from five level.

In prior art, need increase extra hardware circuit or sacrifice the voltage utilization of inverter to realize electric capacity The balance of voltage.

Therefore, how to provide a kind of five-electrical level inverter topology can the holding capacitor balance of voltage, need not additionally increase again Hardware circuit or sacrifice contravarianter voltage utilization rate, be those skilled in the art's technical issues that need to address.

Summary of the invention

The technical problem to be solved in the present invention is to provide a kind of single-phase five level topology and inverters, it is possible to make capacitance voltage Keep balance, need not additionally increase again hardware circuit or sacrifice contravarianter voltage utilization rate.

The present invention provides a kind of single-phase five level topologys, including: the first electric capacity, three level bridge arm modules and four switches Pipe, described four switching tubes are respectively the first switching tube, the 5th switching tube, the 6th switching tube and the 8th switching tube;Each described One diode of the equal reverse parallel connection of switching tube;

First end of described first switching tube connects the positive pole of DC source, and the second end of described first switching tube connects institute State primary nodal point;

Second end of described 8th switching tube connects the negative pole of described DC source, and the first end of described 8th switching tube is even Connect described secondary nodal point;The two ends of described first electric capacity connect primary nodal point and secondary nodal point respectively;

First end of described 5th switching tube connects described primary nodal point, and the second end of described 5th switching tube connects described The outfan of inverter;

First end of described 6th switching tube connects the outfan of described inverter, and the second end of described 6th switching tube is even Connect described secondary nodal point;

Described three level bridge arm modules include two switching tubes and biswitch unit, and said two switching tube is respectively the 3rd Switching tube and the 4th switching tube;

First end of described 3rd switching tube connects described primary nodal point, and the second end of described 3rd switching tube is by described Biswitch unit connects neutral point N;First end of described 4th switching tube connects through described biswitch unit and connects described N, Second end of described 4th switching tube connects described secondary nodal point.

Preferably, described biswitch unit includes second switch pipe, the 7th switching tube, the first diode and the two or two pole Pipe;Described biswitch unit has the node of three and external connection, the respectively the 3rd node, fourth node and described N;

The anode of described first diode connects described N, and the negative electrode of described first diode connects described 3rd node;

First end of described 7th switching tube connects described 3rd node, and the second end of described 3rd switching tube connects described 3rd node;

The anode of described second diode connects fourth node, and the negative electrode of described second diode connects described N;

First end of described second switch pipe connects the second end of the 7th switching tube, and the second end of described second switch pipe is even Connecing described fourth node, the first end of described 4th switching tube connects described fourth node.

Preferably, described biswitch unit includes second switch pipe and the 7th switching tube;Described second switch pipe and the 7th One diode of the equal reverse parallel connection of switching tube;

First end of described second switch pipe connects the second end of the 3rd switching tube, and the second end of described 3rd switching tube is even Connect the first end of described 4th switching tube;

First end of described 7th switching tube connects described N, and the second end of described 7th switching tube connects described second and opens Close the second end of pipe.

Preferably, described biswitch unit includes second switch pipe, the first diode, the second diode, the 3rd diode With the 4th diode;

The anode of described first diode connects described N, and the negative electrode of described 3rd diode connects described N;

The negative electrode of described first diode connects the negative electrode of described second diode, and the anode of described second diode connects Second end of described 3rd switching tube, the second end of described 3rd switching tube connects the first end of described 4th switching tube;

The anode of described 3rd diode connects the anode of described 4th diode, and the negative electrode of described 4th diode connects The anode of described second diode;

First end of described second switch pipe connects the negative electrode of described first diode, the second end of described second switch pipe Connect the anode of described 3rd diode.

Preferably,

The driving signal logic of described first switching tube and second switch pipe is contrary;

The driving signal logic of described 3rd switching tube and the 4th switching tube is contrary;

The driving signal logic of described 5th switching tube and the 6th switching tube is contrary;

The driving signal logic of described 7th switching tube and the 8th switching tube is contrary.

Preferably,

The driving signal logic of described 3rd switching tube and the 4th switching tube is contrary;

The driving signal logic of described 5th switching tube and the 6th switching tube is contrary;

Described first switching tube and the driving signal logic phase of the 8th switching tube or rear and second switch pipe driving signal are patrolled Collect contrary.

Preferably, eight operation modes that this one-phase five-level inverter is corresponding are respectively as follows:

First operation mode: the first switching tube, the 4th switching tube, the 5th switching tube and the conducting of the 7th switching tube, remaining is opened Pass pipe is turned off;

Second operation mode: second switch pipe, the 4th switching tube, the 5th switching tube and the 7th switching tube are both turned on, remaining Switching tube is turned off;

3rd operation mode: the first switching tube, the 4th switching tube, the 6th switching tube and the 7th switching tube are both turned on, remaining Switching tube is turned off;

4th operation mode: second switch pipe, the 4th switching tube, the 6th switching tube and the 7th switching tube are both turned on, remaining Switching tube is turned off;

5th operation mode: second switch pipe, the 3rd switching tube, the 5th switching tube and the 7th switching tube are both turned on, remaining Switching tube is turned off;

6th operation mode: second switch pipe, the 3rd switching tube, the 6th switching tube and the 7th switching tube are both turned on, remaining Switching tube is turned off;

7th operation mode: second switch pipe, the 3rd switching tube, the 5th switching tube and the 8th switching tube are both turned on, remaining Switching tube is turned off;

8th operation mode: second switch pipe, the 3rd switching tube, the 6th switching tube and the 8th switching tube are both turned on, remaining Switching tube is turned off.

Preferably, the second electric capacity and the 3rd electric capacity are also included;

The two ends of described second electric capacity connect the positive pole of described DC source and described N respectively;

The two ends of described 3rd electric capacity connect the negative pole of described DC source and described N respectively.

The embodiment of the present invention also provides for a kind of five-electrical level inverter, including three described single-phase five level topologys, respectively It is the first single-phase five level topologys, the single-phase five level topologys of the second single-phase five level topological sums the 3rd;Also include the second electric capacity and 3rd electric capacity;

The first switch in first single-phase five level topologys, the second single-phase five single-phase five level topologys of level topological sum the 3rd First end of pipe links together and is all connected with the anode of DC source;

The 8th switch in first single-phase five level topologys, the second single-phase five single-phase five level topologys of level topological sum the 3rd Second end of pipe links together and is all connected with the negative terminal of DC voltage;

Three level bridges in first single-phase five level topologys, the second single-phase five single-phase five level topologys of level topological sum the 3rd Described N in arm module is all connected with the second electric capacity and the common port of the 3rd electric capacity;

First single-phase five level topologys, the outfan difference of the single-phase five level topologys of the second single-phase five level topological sums the 3rd Three ac output ends as this five-electrical level inverter.

The embodiment of the present invention provides again a kind of heterogeneous five-electrical level inverter, including multiple described single-phase five level topologys; Also include the second electric capacity and the 3rd electric capacity;

First end of the first switching tube in each single-phase five level topologys links together and is just being all connected with DC source End;

Second end of the 8th switching tube in each single-phase five level topologys links together and is all connected with the negative of DC voltage End;

The described N in three level bridge arm modules in each single-phase five level topologys is all connected with the second electric capacity and the 3rd electric capacity Common port;

The outfan of each single-phase five level topologys is respectively as the ac output end of this five-electrical level inverter, each exchange Outfan carry one load.

Compared with prior art, the invention have the advantages that

Single-phase five level topology and the inverters that the embodiment of the present invention provides, can export five level states, thus drop The current harmonic content of low system, reduces the filter inductance of system, improves the electric pressure of system, the common mode electricity of suppression system Pressure, promotes the operational efficiency of system, reduces the hardware cost of system.And need not increase extra hardware circuit just can lead to Cross the turn-on sequence selecting switching tube to control to the balance realizing the capacitance voltage under total power, complete modulation, it is to avoid the phase of system Output voltage is deteriorated to three level by five level.

Accompanying drawing explanation

Fig. 1 is single-phase five level topology embodiment one schematic diagrams that the present invention provides;

Fig. 2 is single-phase five level topology embodiment two schematic diagrams that the present invention provides;

Fig. 3 is single-phase five level topology embodiment three schematic diagrams that the present invention provides;

Fig. 4 is single-phase five level topology embodiment four schematic diagrams that the present invention provides;

Fig. 5 a is the first operation mode schematic diagram of Fig. 2;

Fig. 5 b is the second operation mode schematic diagram of Fig. 2;

Fig. 5 c is the 3rd operation mode schematic diagram of Fig. 2;

Fig. 5 d is the 4th operation mode schematic diagram of Fig. 2;

Fig. 5 e is the 5th operation mode schematic diagram of Fig. 2;

Fig. 5 f is the 6th operation mode schematic diagram of Fig. 2;

Fig. 5 g is the 7th operation mode schematic diagram of Fig. 2;

Fig. 5 h is the 8th operation mode schematic diagram of Fig. 2;

Fig. 6 is the one-phase five-level inverter equivalent schematic shown in Fig. 2 that the present invention provides;

Fig. 7 is the three-phase five-level inverter equivalent schematic that the present invention provides;

Fig. 8 is the heterogeneous five-electrical level inverter equivalent schematic that the present invention provides.

Detailed description of the invention

Understandable, below in conjunction with the accompanying drawings to the present invention for enabling the above-mentioned purpose of the present invention, feature and advantage to become apparent from Detailed description of the invention be described in detail.

Seeing Fig. 1, this figure is single-phase five level topology embodiment one schematic diagrams that the present invention provides.

It should be noted that shown in Fig. 1 be single-phase semi-bridge five level topology schematic diagram.

The single-phase five level topologys that the present embodiment provides, including: the first electric capacity C1, three level bridge arm modules and four switches Pipe, described four switching tubes are respectively the first switch transistor T the 1, the 5th switch transistor T the 5, the 6th switch transistor T 6 and the 8th switch transistor T 8; Each one diode of the equal reverse parallel connection of described switching tube;

First end of described first switch transistor T 1 connects the positive pole+E of DC source, the second end of described first switch transistor T 1 Connect described primary nodal point A;

Second end of described 8th switch transistor T 8 connects the negative pole-E of described DC source, the of described 8th switch transistor T 8 One end connects described secondary nodal point B;The two ends of described first electric capacity C1 connect primary nodal point A and secondary nodal point B respectively;

First end of described 5th switch transistor T 5 connects described primary nodal point A, and the second end of described 5th switch transistor T 5 is even Meet the outfan O of described inverter;

First end of described 6th switch transistor T 6 connects the outfan O of described inverter, the of described 6th switch transistor T 6 Two ends connect described secondary nodal point B;

Described three level bridge arm modules include two switching tubes and biswitch unit 100, and said two switching tube is respectively 3rd switch transistor T 3 and the 4th switch transistor T 4;

First end of described 3rd switch transistor T 3 connects described primary nodal point A, and the second end of described 3rd switching tube passes through Described biswitch unit connects neutral point N;First end of described 4th switch transistor T 4 connects through described biswitch unit and connects Described N, the second end of described 4th switch transistor T 4 connects described secondary nodal point B.

The single-phase five level topologys that the present embodiment provides, can export five level states, thus reduce the electric current of system Harmonic content, reduces the filter inductance of system, improves the electric pressure of system, the common-mode voltage of suppression system, promotes system Operational efficiency, reduces the hardware cost of system.And need not increase extra hardware circuit just can be by selecting switching tube Turn-on sequence realize the balance of capacitance voltage under total power, complete modulation and control, it is to avoid the phase output voltage of system is by five Level deteriorates to three level.

The specific implementation of described biswitch unit is discussed in detail below in conjunction with the accompanying drawings.

Seeing Fig. 2, this figure is single-phase five level topology embodiment two schematic diagrams that the present invention provides.

The single-phase five level topologys that the present embodiment provides, described biswitch unit includes second switch pipe T2, the 7th switch Pipe T7, the first diode D1 and the second diode D2;

In the present embodiment, described biswitch unit has a node of three and external connection, the respectively the 3rd node C, Four node D and neutral points N;

The anode of described first diode D1 connects the negative electrode of described N, described first diode D1 and connects described Section three Point C;

First end of described 7th switch transistor T 7 connects described 3rd node C, and the second end of described 3rd switch transistor T 3 is even Meet described 3rd node C;

The anode of described second diode D2 connects fourth node D, and the negative electrode of described second diode D2 connects described N;

First end of described second switch pipe T2 connects the second end of the 7th switch transistor T 7, the of described second switch pipe T2 Two ends connect described fourth node D, and the first end of described 4th switch transistor T 4 connects described fourth node D.

Seeing Fig. 3, this figure is single-phase five level topology embodiment three schematic diagrams that the present invention provides.

In the single-phase five level topologys that the present embodiment provides, described biswitch unit 100 includes second switch pipe T and the 7th Switch transistor T 7;Described second switch pipe T2 and the 7th switch transistor T 7 one diode of equal reverse parallel connection;

First end of described second switch pipe T2 connects the second end of the 3rd switch transistor T 3, the of described 3rd switch transistor T 3 Two ends connect the first end of described 4th switch transistor T 4;

First end of described 7th switch transistor T 7 connects described N, and the second end of described 7th switch transistor T 7 connects described the Second end of two switch transistor T 2.

Seeing Fig. 4, this figure is single-phase five level topology embodiment four schematic diagrams that the present invention provides.

The single-phase five level topologys that the present embodiment provides, described biswitch unit includes second switch pipe T2, the one or two pole Pipe D1, the second diode D2, the 3rd diode D3 and the 4th diode D4;;

The anode of described first diode D1 connects the negative electrode of described N, described 3rd diode D3 and connects described N;

The negative electrode of described first diode D1 connects the negative electrode of described second diode D2, the sun of described second diode D2 Pole connects the second end of described 3rd switch transistor T 3, and the second end of described 3rd switch transistor T 3 connects described 4th switch transistor T 4 First end;

The anode of described 3rd diode D3 connects the anode of described 4th diode D4, the moon of described 4th diode D4 Pole connects the anode of described second diode D2;

First end of described second switch pipe T2 connects the negative electrode of described first diode D1, described second switch pipe T2's Second end connects the anode of described 3rd diode D3.

It is above three kinds of implementations of single-phase five level that the embodiment of the present invention provides, below this with shown in Fig. 2 Its concrete operation mode is introduced as a example by implementation.

It should be noted that described switching tube is IGBT pipe, metal-oxide-semiconductor, IGCT pipe or IEGT pipe etc.;

It is understood that be independent diode with the diode of described switching tube reverse parallel connection, or it is and switching tube The diode being packaged together.Wherein, before working with this implementation inverter shown in Fig. 2, should be by these single-phase five level In first electric capacity C1(Fig. 2 in inverter) charge to 1/4th sizes of total direct current power source voltage.

It should be noted that the driving signal of each switching tube in figure 2 above of the present invention and the embodiment shown in Fig. 3 is complete Exactly the same, specific as follows:

The driving signal logic of described first switching tube and second switch pipe is contrary;

The driving signal logic of described 3rd switching tube and the 4th switching tube is contrary;

The driving signal logic of described 5th switching tube and the 6th switching tube is contrary;

The driving signal logic of described 7th switching tube and the 8th switching tube is contrary.

It should be noted that above-described driving signal logic is contrary, the driving signal referring to the first switching tube is During high level, the driving signal of second switch pipe is low level, and the on off state of the i.e. first switching tube and second switch pipe is complementary.

The driving signal of each switching tube in the embodiment shown in Fig. 4 of the present invention, specific as follows:

The driving signal logic of described 3rd switching tube and the 4th switching tube is contrary;

The driving signal logic of described 5th switching tube and the 6th switching tube is contrary;

Described first switching tube and the driving signal logic phase of the 8th switching tube or rear and second switch pipe driving signal are patrolled Collect contrary.

Seeing Fig. 5 a, this figure is the first operation mode schematic diagram of Fig. 2.

First operation mode: the first switch transistor T the 1, the 4th switch transistor T the 4, the 5th switch transistor T 5 and the 7th switch transistor T 7 are led Logical, rest switch pipe is turned off;

Wherein, the path being not turned on illustrates with shallow solid line in the drawings, and the path of conducting illustrates with deep solid line.Current path is C2→T1→T5→L→Vac。

Seeing Fig. 5 b, this figure is the second operation mode schematic diagram of Fig. 2.

Second operation mode: second switch pipe T2, the 4th switch transistor T the 4, the 5th switch transistor T 5 and the 7th switch transistor T 7 are all led Logical, rest switch pipe is turned off;

Wherein, the path being not turned on illustrates with shallow solid line in the drawings, and the path of conducting illustrates with deep solid line.Current path is D1 → T7 → T2 → T4 → C1 → T5 → L → Vac or D2 → T4 → C1 → T5 → L → Vac.

Seeing Fig. 5 c, this figure is the 3rd operation mode schematic diagram of Fig. 2.

3rd operation mode: the first switch transistor T the 1, the 4th switch transistor T the 4, the 6th switch transistor T 6 and the 7th switch transistor T 7 are all led Logical, rest switch pipe is turned off;

Wherein, the path being not turned on illustrates with shallow solid line in the drawings, and the path of conducting illustrates with deep solid line.Current path is C2→T1→C1→T6→L→Vac。

Seeing Fig. 5 d, this figure is the 4th operation mode schematic diagram of Fig. 2.

4th operation mode: second switch pipe T2, the 4th switch transistor T the 4, the 6th switch transistor T 6 and the 7th switch transistor T 7 are all led Logical, rest switch pipe is turned off;

Wherein, the path being not turned on illustrates with shallow solid line in the drawings, and the path of conducting illustrates with deep solid line.Current path is D1 → T7 → T2 → T4 → T6 → L → Vac or D2 → T4 → T6 → L → Vac.

Seeing Fig. 5 e, this figure is the 5th operation mode schematic diagram of Fig. 2.

5th operation mode: second switch pipe T2, the 3rd switch transistor T the 3, the 5th switch transistor T 5 and the 7th switch transistor T 7 are all led Logical, rest switch pipe is turned off;

The path being not turned on illustrates with shallow solid line in the drawings, and the path of conducting illustrates with deep solid line.Current path be D1 → T3 → T5 → L → Vac or D2 → T2 → T7 → T3 → T5 → L → Vac.

Seeing Fig. 5 f, this figure is the 6th operation mode schematic diagram of Fig. 2.

6th operation mode: second switch pipe T2, the 3rd switch transistor T the 3, the 6th switch transistor T 6 and the 7th switch transistor T 7 are all led Logical, rest switch pipe is turned off;

The path being not turned on illustrates with shallow solid line in the drawings, and the path of conducting illustrates with deep solid line.Current path be D1 → T3 → C1 → T6 → L → Vac or D2 → T2 → T7 → T3 → C1 → T6 → L → Vac.

Seeing Fig. 5 g, this figure is the 7th operation mode schematic diagram of Fig. 2.

7th operation mode: second switch pipe T2, the 3rd switch transistor T the 3, the 5th switch transistor T 5 and the 8th switch transistor T 8 are all led Logical, rest switch pipe is turned off;

Wherein, the path being not turned on illustrates with shallow solid line in the drawings, and the path of conducting illustrates with deep solid line.Current path is C3→T8→C1→T5→L→Vac。

Seeing Fig. 5 h, this figure is the 8th operation mode schematic diagram of Fig. 2.

8th operation mode: second switch pipe T2, the 3rd switch transistor T the 3, the 6th switch transistor T 6 and the 8th switch transistor T 8 are all led Logical, rest switch pipe is turned off.

Wherein, the path being not turned on illustrates with shallow solid line in the drawings, and the path of conducting illustrates with deep solid line.Current path is C3→T8→T6→L→Vac。

In order to make those skilled in the art be more fully understood that above eight kinds of operation modes, illustrate below in conjunction with table 1.

Contrary with the drive pulse signal logic of T2, T4, T6, T8 respectively due to T1, T3, T5, T7.Such as, during T1 conducting, T2 disconnects certainly, i.e., when the driving signal of T1 is high level, the driving signal of T2 is low level certainly.

Describe for convenience, illustrate as a example by T1, T3, T5, T7 below.

Table 1

T1 T3 T5 T7 VO iN iC1 On off state 1 0 1 1 +E io 0 V0 0 0 1 1 +E/2 io -io V1 1 0 0 1 +E/2 io io V2 0 0 0 1 0 io 0 V3 0 1 1 1 0 io 0 V4 0 1 0 1 -E/2 io io V5 0 1 1 0 -E/2 io -io V6 0 1 0 0 -E io 0 V7

As it can be seen from table 1 the electric current flowing to midpoint N is always io, owing to output electric current is sinusoidal wave, in the cycle The total current flowing to midpoint is 0, and therefore the voltage of C2, C3 can maintain balance in a sine wave period.

When output voltage is+E/2, two states V1, V2 is had to select, and the electricity flowing to electric capacity C1 of two states Flow path direction is contrary, and two on off states of V1, V2 therefore can be selected flexibly to carry out the voltage of balancing capacitance C1;In like manner, when output electricity When pressure is for-E/2, two on off states of V5, V6 can be selected flexibly to carry out the voltage of balancing capacitance C1.

Seeing Fig. 6, this figure is the single-phase five level topoligical equivalence schematic diagrams shown in Fig. 2 that the present invention provides;

Wherein,

Topology unit 402 is the equivalent schematic of single-phase five level topologys 401.

Seeing Fig. 7, this figure is the three-phase five-level inverter equivalent schematic that the present invention provides.

The three-phase five-level inverter that the present embodiment provides includes: the first single-phase five level topology (the first topology unit) 504, the second single-phase five level topology (the second topology unit) 505 and the 3rd single-phase five level topology (the 3rd topology unit) 506; Also include the second electric capacity C2 and the 3rd electric capacity C3;

In first single-phase five level topology the 504, second single-phase five level topologys 505 and the 3rd single-phase five level topologys 506 The first end of the first switching tube link together and be all connected with the anode of DC source 501;

In first single-phase five level topology the 504, second single-phase five level topologys 505 and the 3rd single-phase five level topologys 506 The second end of the 8th switching tube link together and be all connected with the negative terminal of DC source 501;

In first single-phase five level topology the 504, second single-phase five level topologys 505 and the 3rd single-phase five level topologys 506 Three level bridge arm modules in described N be all connected with the second electric capacity C2 and the common port of the 3rd electric capacity C3;

First single-phase five level topologys 504, the second single-phase five level topologys 505 and the 3rd single-phase five level topologys 506 Outfan O is respectively as three ac output ends of this five-electrical level inverter.

The outfan of the first single-phase five level topologys 504 connects the one of the first alternating current power supply 510 by the first inductance 507 End;

The outfan of the second single-phase five level topologys 505 connects the one of the second alternating current power supply 511 by the second inductance 508 End;

The outfan of the 3rd single-phase five level topologys 506 connects the one of the 3rd alternating current power supply 512 by the 3rd inductance 509 End;

The other end of described first alternating current power supply 510, the other end of the second alternating current power supply 511, the 3rd alternating current power supply 512 The other end links together.

Wherein, the first alternating current power supply 510, the second alternating current power supply 511, the amplitude of the 3rd alternating current power supply 512 is equal, phase angle Mutual deviation 120 degree successively.

Wherein, before the inverter work that Fig. 7 provides, should be by the first electric capacity C1 in each one-phase five-level inverter (in Fig. 2) charges to 1/4th sizes of total DC source 501 voltage.

It should be noted that the single-phase five level topologys of one provided based on above example, the embodiment of the present invention also carries For a kind of heterogeneous five-electrical level inverter, describe in detail below in conjunction with the accompanying drawings.

Seeing Fig. 8, this figure is the heterogeneous five-electrical level inverter schematic diagram that the present invention provides.

The heterogeneous five-electrical level inverter that the present embodiment provides, including multiple described single-phase five level topologys;

First end of the first switching tube in each single-phase five level topologys links together and is just being all connected with DC source End;

Second end of the 8th switching tube in each single-phase five level topologys links together and is all connected with the negative of DC voltage End;

The described N in three level bridge arm modules in each single-phase five level topologys is all connected with the second electric capacity and the 3rd electric capacity Common port;

The outfan of each single-phase five level topologys is respectively as the ac output end of this five-electrical level inverter, each exchange Outfan carry one load.

What the symbol of the load in figure was drawn is resistance, it is to be understood that load can also be motor, can be 6 phase electricity Machine, it is also possible to be 12 phase motors.Such as, when load is 6 phase motor, described five-electrical level inverter is six phases.

The above, be only presently preferred embodiments of the present invention, and the present invention not makees any pro forma restriction.Though So the present invention is disclosed above with preferred embodiment, but is not limited to the present invention.Any it is familiar with those skilled in the art Member, without departing under technical solution of the present invention ambit, may utilize the method for the disclosure above and technology contents to the present invention Technical scheme makes many possible variations and modification, or is revised as the Equivalent embodiments of equivalent variations.Therefore, every without departing from The content of technical solution of the present invention, the technical spirit of the foundation present invention is to any simple modification made for any of the above embodiments, equivalent Change and modification, all still fall within the range of technical solution of the present invention protection.

Claims (6)

1. single-phase five level topologys, it is characterised in that including: the first electric capacity, three level bridge arm modules and four switching tubes, Described four switching tubes are respectively the first switching tube, the 5th switching tube, the 6th switching tube and the 8th switching tube;Each described switch Manage one diode of equal reverse parallel connection;
First end of described first switching tube connects the positive pole of DC source, and the second end of described first switching tube connects first segment Point;
Second end of described 8th switching tube connects the negative pole of described DC source, and the first end of described 8th switching tube connects the Two nodes;The two ends of described first electric capacity connect described primary nodal point and described secondary nodal point respectively;
First end of described 5th switching tube connects described primary nodal point, and the second end of described 5th switching tube connects this five level The outfan of topology;
First end of described 6th switching tube connects the outfan of this five level topology, and the second end of described 6th switching tube connects Described secondary nodal point;
Described three level bridge arm modules include two switching tubes and biswitch unit, and said two switching tube is respectively the 3rd switch Pipe and the 4th switching tube;
First end of described 3rd switching tube connects described primary nodal point, and the second end of described 3rd switching tube is opened by described pair Close unit and connect neutral point N;First end of described 4th switching tube connects through described biswitch unit and connects described N, described Second end of the 4th switching tube connects described secondary nodal point;
Described biswitch unit includes second switch pipe, the 7th switching tube, the first diode and the second diode;Described biswitch Unit has the node of three and external connection, the respectively the 3rd node, fourth node and described N;
The anode of described first diode connects described N, and the negative electrode of described first diode connects described 3rd node;
First end of described 7th switching tube connects described 3rd node, and the second end of described 3rd switching tube connects the described 3rd Node;
The anode of described second diode connects fourth node, and the negative electrode of described second diode connects described N;
First end of described second switch pipe connects the second end of the 7th switching tube, and the second end of described second switch pipe connects institute Stating fourth node, the first end of described 4th switching tube connects described fourth node.
Single-phase five level topologys the most according to claim 1, it is characterised in that
The driving signal logic of described first switching tube and second switch pipe is contrary;
The driving signal logic of described 3rd switching tube and the 4th switching tube is contrary;
The driving signal logic of described 5th switching tube and the 6th switching tube is contrary;
The driving signal logic of described 7th switching tube and the 8th switching tube is contrary.
Single-phase five level topologys the most according to claim 1, it is characterised in that topologically corresponding eight of these single-phase five level Operation mode is respectively as follows:
First operation mode: the first switching tube, the 4th switching tube, the 5th switching tube and the conducting of the 7th switching tube, rest switch pipe It is turned off;
Second operation mode: second switch pipe, the 4th switching tube, the 5th switching tube and the 7th switching tube are both turned on, rest switch Pipe is turned off;
3rd operation mode: the first switching tube, the 4th switching tube, the 6th switching tube and the 7th switching tube are both turned on, rest switch Pipe is turned off;
4th operation mode: second switch pipe, the 4th switching tube, the 6th switching tube and the 7th switching tube are both turned on, rest switch Pipe is turned off;
5th operation mode: second switch pipe, the 3rd switching tube, the 5th switching tube and the 7th switching tube are both turned on, rest switch Pipe is turned off;
6th operation mode: second switch pipe, the 3rd switching tube, the 6th switching tube and the 7th switching tube are both turned on, rest switch Pipe is turned off;
7th operation mode: second switch pipe, the 3rd switching tube, the 5th switching tube and the 8th switching tube are both turned on, rest switch Pipe is turned off;
8th operation mode: second switch pipe, the 3rd switching tube, the 6th switching tube and the 8th switching tube are both turned on, rest switch Pipe is turned off.
Single-phase five level topologys the most according to claim 1, it is characterised in that also include the second electric capacity and the 3rd electric capacity;
The two ends of described second electric capacity connect the positive pole of described DC source and described N respectively;
The two ends of described 3rd electric capacity connect the negative pole of described DC source and described N respectively.
5. a five-electrical level inverter, it is characterised in that include that single-phase five level described in three any one of claim 1-3 are opened up Flutter, be the first single-phase five level topologys, the single-phase five level topologys of the second single-phase five level topological sums the 3rd respectively;Also include second Electric capacity and the 3rd electric capacity;
The two ends of described second electric capacity connect the positive pole of described DC source and described N respectively;
The two ends of described 3rd electric capacity connect the negative pole of described DC source and described N respectively;
The first switching tube in first single-phase five level topologys, the second single-phase five single-phase five level topologys of level topological sum the 3rd First end links together and is all connected with the anode of DC source;
The 8th switching tube in first single-phase five level topologys, the second single-phase five single-phase five level topologys of level topological sum the 3rd Second end links together and is all connected with the negative terminal of DC source;
Three level brachium pontis moulds in first single-phase five level topologys, the second single-phase five single-phase five level topologys of level topological sum the 3rd Described N in block is all connected with the second electric capacity and the common port of the 3rd electric capacity;
First single-phase five level topology, the second single-phase five level topological sums the 3rd single-phase five level topology outfan respectively as Three ac output ends of this five-electrical level inverter.
6. a heterogeneous five-electrical level inverter, it is characterised in that include single-phase five electricity described in multiple any one of claim 1-3 Flat topology;Also include the second electric capacity and the 3rd electric capacity;
The two ends of described second electric capacity connect the positive pole of described DC source and described N respectively;
The two ends of described 3rd electric capacity connect the negative pole of described DC source and described N respectively;
First end of the first switching tube in each single-phase five level topologys links together and is all connected with the anode of DC source;
Second end of the 8th switching tube in each single-phase five level topologys links together and is all connected with the negative terminal of DC source;
The described N in three level bridge arm modules in each single-phase five level topologys is all connected with the second electric capacity and the public affairs of the 3rd electric capacity End altogether;
The outfan of each single-phase five level topologys is respectively as the ac output end of this five-electrical level inverter, and each exchange exports End carry one load.
CN201310211740.5A 2013-05-30 2013-05-30 A kind of single-phase five level topology and inverters CN104218832B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310211740.5A CN104218832B (en) 2013-05-30 2013-05-30 A kind of single-phase five level topology and inverters

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310211740.5A CN104218832B (en) 2013-05-30 2013-05-30 A kind of single-phase five level topology and inverters

Publications (2)

Publication Number Publication Date
CN104218832A CN104218832A (en) 2014-12-17
CN104218832B true CN104218832B (en) 2016-12-28

Family

ID=52100044

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310211740.5A CN104218832B (en) 2013-05-30 2013-05-30 A kind of single-phase five level topology and inverters

Country Status (1)

Country Link
CN (1) CN104218832B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109921676A (en) * 2019-03-04 2019-06-21 易事特集团股份有限公司 Converter topology unit and converter device

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104467498B (en) * 2014-12-18 2017-03-01 阳光电源股份有限公司 A kind of five level photovoltaic inverter neutral point voltage control method and system
US9966875B2 (en) * 2015-01-29 2018-05-08 Hongliang Wang Five-level topology units and inverter thereof
WO2017028776A1 (en) * 2015-08-14 2017-02-23 汪洪亮 High-voltage-gain five-level inverter topological circuit
CN105262357B (en) * 2015-09-28 2017-12-22 阳光电源股份有限公司 A kind of method and device for controlling flying capacitor voltage in multi-electrical level inverter circuit
CN105141158B (en) * 2015-09-28 2018-02-16 阳光电源股份有限公司 A kind of control method of multi-electrical level inverter, apparatus and system
CN106559004B (en) 2015-09-29 2019-04-12 华为技术有限公司 Multi-electrical level inverter
WO2017076366A1 (en) * 2015-11-06 2017-05-11 汪洪亮 Five-voltage level inverter topology circuit, and three-phase and five-voltage level inverter topology circuit
WO2017157338A1 (en) * 2016-03-17 2017-09-21 汪洪亮 Single-phase five-level active clamping converter unit and converter
CN106169884B (en) * 2016-06-30 2019-02-01 阳光电源股份有限公司 The precharge control method and device of five-level active neutral-point-clamped type inverter
CN106230291B (en) * 2016-07-25 2018-10-02 阳光电源股份有限公司 A kind of invertor operation control method and device
CN106100314B (en) * 2016-08-09 2019-06-14 深圳驿普乐氏科技有限公司 A kind of three-phase crisscross parallel circuit of power factor correction
CN108471247A (en) * 2018-03-30 2018-08-31 华为技术有限公司 Control method, the device and system of three-level inverter
CN108649829B (en) * 2018-07-03 2020-08-28 阳光电源股份有限公司 Five-level inverter unit and application circuit thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101336508A (en) * 2006-02-01 2008-12-31 Abb研究有限公司 Switchgear cell and converter circuit for switching a large number of voltage levels
CN101917133A (en) * 2010-08-30 2010-12-15 南京航空航天大学 Five-electrical level inverter
CN102510232A (en) * 2011-12-21 2012-06-20 徐州中矿大传动与自动化有限公司 Five-level voltage source inverter
JP2012210066A (en) * 2011-03-30 2012-10-25 Meidensha Corp Multilevel conversion apparatus
CN103051231A (en) * 2012-12-10 2013-04-17 阳光电源股份有限公司 Three-phase five-level inverter

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101336508A (en) * 2006-02-01 2008-12-31 Abb研究有限公司 Switchgear cell and converter circuit for switching a large number of voltage levels
CN101917133A (en) * 2010-08-30 2010-12-15 南京航空航天大学 Five-electrical level inverter
JP2012210066A (en) * 2011-03-30 2012-10-25 Meidensha Corp Multilevel conversion apparatus
CN102510232A (en) * 2011-12-21 2012-06-20 徐州中矿大传动与自动化有限公司 Five-level voltage source inverter
CN103051231A (en) * 2012-12-10 2013-04-17 阳光电源股份有限公司 Three-phase five-level inverter

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109921676A (en) * 2019-03-04 2019-06-21 易事特集团股份有限公司 Converter topology unit and converter device

Also Published As

Publication number Publication date
CN104218832A (en) 2014-12-17

Similar Documents

Publication Publication Date Title
CN203608108U (en) Capacitance voltage self-balancing circuit of modular multilevel converter
US9641098B2 (en) Multi-level inverter apparatus and method
US8508957B2 (en) Power conversion device for converting DC power to AC power
CN104967141B (en) A kind of Hybrid HVDC system
CN103620941B (en) Many level shifting circuits
CN102075106B (en) Multilevel converter operation
CN102377324B (en) Converter bridge arm suitable for high-voltage applications and application system thereof
CN103314517B (en) Semiconductor power conversion apparatus
CN102460888B (en) For exchanging the equipment of power
CN102624266B (en) Three-level inverter circuit
CN102577066B (en) Converter with reactive power compensation
Zeng et al. An improved modular multilevel converter with DC fault blocking capability
US20140334199A1 (en) Five-Level Power Converter, and Control Method and Control Apparatus for the Same
CN104009666A (en) Method and apparatus for producing three-phase current
JP2012182974A (en) Five-level power conversion apparatus
CN102223080A (en) Mixed clamping back-to-back multi-level AC-DC-AC switching circuit
EP2846453B1 (en) Single-phase inverter and three-phase inverter
JP6454056B2 (en) Multi-level inverter
CN103973128A (en) Electrical energy conversion system without transformer and correlation method
CN102035420A (en) Five-level converter
CN102763316A (en) Single phase multilevel inverter
US20150049530A1 (en) Power electronic converter
CN106329974B (en) Five LCU level conversion units
CN101262180B (en) Single-phase circuit topology structure for clamp multi-level converter
CN103378758A (en) Multilevel power converter

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant