CN103943510B - A kind of preparation method of the epitaxial graphene back-gated transistor of N doping SiC substrate - Google Patents

A kind of preparation method of the epitaxial graphene back-gated transistor of N doping SiC substrate Download PDF

Info

Publication number
CN103943510B
CN103943510B CN201410156026.5A CN201410156026A CN103943510B CN 103943510 B CN103943510 B CN 103943510B CN 201410156026 A CN201410156026 A CN 201410156026A CN 103943510 B CN103943510 B CN 103943510B
Authority
CN
China
Prior art keywords
sic substrate
graphene
nitrogen ion
preparation
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410156026.5A
Other languages
Chinese (zh)
Other versions
CN103943510A (en
Inventor
王权
邵盈
任乃飞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangsu Zhuoyuan Semiconductor Co.,Ltd.
Original Assignee
Jiangsu University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu University filed Critical Jiangsu University
Priority to CN201410156026.5A priority Critical patent/CN103943510B/en
Publication of CN103943510A publication Critical patent/CN103943510A/en
Application granted granted Critical
Publication of CN103943510B publication Critical patent/CN103943510B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Ceramic Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Drying Of Semiconductors (AREA)
  • Weting (AREA)
  • Physical Vapour Deposition (AREA)
  • Thin Film Transistor (AREA)

Abstract

The present invention discloses the preparation method of the epitaxial graphene back-gated transistor of a kind of N doping SiC substrate, the SiC substrate of even uniform is doped by the Nitrogen ion produced with semiconductor ion implanter, is that the Nitrogen ion of 500kev ~ 1000kev is as grid at the Nitrogen ion that top half injection parameter is 30kev ~ 150kev of SiC substrate as dielectric layer, the latter half injection parameter;By the SiC substrate extending and growing graphene after injecting nitrogen ion, form graphene channel layers;The present invention directly utilizes SiC substrate itself to prepare transistor, need not deposit grid and dielectric layer, simple to operate, it is to avoid the secondary pollution in the course of processing;The Graphene electrology characteristic that epitaxial growth goes out is good, has higher electron mobility.

Description

A kind of preparation method of the epitaxial graphene back-gated transistor of N doping SiC substrate
Technical field
The present invention relates to field-effect transistor technical field, particularly to a kind of graphene field effect transistor and preparation thereof Method.
Background technology
Graphene has various excellent performance, and specific surface area reaches 2630, high carrier mobility is 200000, it is 100 times of silicon, resistivity is minimum is about 10-6 Ω cm, lower than copper and Yin Geng, high heat conductance is 5000 W, it is 10 times of copper.Graphene is used for the preparation of transistor so that transistor can at room temperature work.Commonly use The method using Graphene to prepare back-gated transistor is: first at Si base table fever sensation of the face oxygen SiO2As dielectric layer, mask plate is carried out Photoetching, after development, etches SiO by reactive ion etching (RIE) technology2, forming groove, groove width is 3 ~ 8 μm, then will The Graphene of preparation is transferred on substrate;At Graphene/SiO2/ Si surface sputtering TiW/Au is as electrode;Lacking of the method Point is complex process, and Graphene is easily destroyed in transfer process and pollutes.
Summary of the invention
Prepare the weak point of back-gated transistor method for conventional Graphene, propose outside a kind of N doping SiC substrate Prolonging the preparation method of Graphene back-gated transistor, be avoided that Graphene pollution in transfer process, technique is simple.
The technical solution used in the present invention is according to the following steps:
(1) select the SiC substrate of 1 μ m-thick, it is cleaned;
(2) use hydrogen etching by the Impurity removal of SiC substrate surface, etch with radio frequency induction heating furnace, etch power It is 400 W, is passed through hydrogen, it is thus achieved that the SiC substrate of even uniform;
(3) the SiC substrate of even uniform is doped, at SiC base by the Nitrogen ion produced with semiconductor ion implanter The Nitrogen ion that top half injection parameter is 30kev ~ 150kev at the end as dielectric layer, the latter half injection parameter is The Nitrogen ion of 500kev ~ 1000kev is as grid;
(4) by the SiC substrate extending and growing graphene after injecting nitrogen ion, graphene channel layers is formed;
(5) in the both sides of graphene channel layers sputtering source electrode and drain electrode, N doping SiC substrate epitaxial graphene backgate is formed Transistor.
The invention have the advantages that:
1, in the present invention, the grid of transistor is the SiC base part being filled with heavy dose of Nitrogen ion, and dielectric layer is for injecting The SiC base part of low dose of Nitrogen ion, so there is no need to deposit grid and dielectric layer on SiC, directly utilizes SiC base Copy for the record or for reproduction body prepares transistor, compared with the preparation of traditional grapheme transistor, need not deposit grid and dielectric layer, operation letter Single, it is to avoid the secondary pollution in the course of processing.
2, the present invention utilize SiC substrate can the feature of extending and growing graphene, utilize the epitaxially grown Graphene of SiC straight Spreading goes out graphene-channel, as the raceway groove of transistor, compared with the Graphene of mechanical stripping, and the Graphene electricity that epitaxial growth goes out Characteristic is good, has higher electron mobility.
3, the present invention can expand the operating temperature range of transistor, makes full use of the characteristic of SiC substrate epitaxial graphene, brilliant The threshold values region of body pipe can be adjusted, and embodies the electric property that Graphene is excellent.
Accompanying drawing explanation
Fig. 1 is N~+ implantation SiC substrate epitaxial graphene back-gated transistor figure;
In figure: 1-injects the SiC base part (grid) of heavy dose of Nitrogen ion;2-injects the SiC base of low dose of Nitrogen ion Bottom point (dielectric layer);3-channel layer;4-drains;5-source electrode.
Detailed description of the invention
The grid of transistor, dielectric layer are incorporated into one by the method for injecting nitrogen ion and SiC substrate by the present invention, with After go out Graphene at SiC Epitaxial growth, plate electrode, form grapheme transistor.Specific as follows: to select the SiC of 1 μ m-thick Substrate, is carried out with the method for cleaning wafer of standard.
Use hydrogen etching by the Impurity removal of SiC substrate surface.Selecting radio frequency induction heating furnace is etching device, etching Power is 400 W, and (20 sccm, 30 s), thus obtains the SiC substrate of even uniform to be passed through hydrogen.
SiC is doped by the Nitrogen ion selecting semiconductor ion implanter to produce, at the top half of SiC substrate, note Enter the Nitrogen ion that parameter is 30kev ~ 150kev, as the dielectric layer 2 of control region, the latter half injection parameter be 500kev ~ The Nitrogen ion of 1000kev so that the latter half of SiC substrate is conducted electricity as grid.See and Fig. 1 injects low dose of Nitrogen ion SiC base part 1, i.e. grid, and inject the SiC base part 2 of low dose of Nitrogen ion, i.e. dielectric layer.
By the SiC substrate after injecting nitrogen ion, use high temperature pyrolytic cracking (HTP) extending and growing graphene, select the hot stove of radio frequency induction Heating SiC, heating-up temperature is 1400 DEG C ~ 1600 DEG C, and the time is 10 ~ 20 minutes, and is passed through argon in heating process, Grow uniform Graphene, form graphene channel layers 3, as the graphene-channel of transistor.The namely stone of transistor Ink alkene raceway groove 3 directly utilizes SiC substrate extending and growing graphene and obtains, and eliminates trouble and the secondary pollution of transfer Graphene, And the Graphene electrology characteristic that epitaxial growth goes out is good, electron mobility is high.
At the both sides of graphene channel layers 3 sputtering Ti/Au metal electrode as source electrode 5 and drain electrode 4, define backgate graphite Alkene field-effect transistor.
Substrate, by injecting the Nitrogen ion of various dose to the different piece of SiC substrate, is doped by the present invention, respectively Forming conduction region and control region, wherein conduction region is as grid, and control region, as dielectric layer, utilizes SiC itself directly to make Grapheme transistor, simplifies the program making grapheme transistor, eliminates deposit grid and the step of dielectric layer.By to Injecting nitrogen ion in SiC substrate, can improve the operating temperature range of transistor, low dose of Nitrogen ion doping SiC base part I.e. control region, can be injected the dielectric constant of the dosage regulation control region of the Nitrogen ion of SiC, thus reach Graphene by regulation The effect that the threshold values region of work can be adjusted.

Claims (2)

1. a preparation method for N doping SiC substrate epitaxial graphene back-gated transistor, is characterized in that according to the following steps:
(1) select the SiC substrate of 1 μ m-thick, it is cleaned;
(2) using hydrogen etching by the Impurity removal of SiC substrate surface, etch with radio frequency induction heating furnace, etching power is 400 W, is passed through hydrogen, it is thus achieved that the SiC substrate of even uniform;
(3) the SiC substrate of even uniform is doped, in SiC substrate by the Nitrogen ion produced with semiconductor ion implanter Top half injection parameter be 30kev ~ 150kev Nitrogen ion as dielectric layer, the latter half injection parameter be 500kev ~ The Nitrogen ion of 1000kev is as grid;
(4) by the SiC substrate extending and growing graphene after injecting nitrogen ion, graphene channel layers is formed;
(5) in the both sides of graphene channel layers sputtering source electrode and drain electrode, N doping SiC substrate epitaxial graphene backgate crystal is formed Pipe.
Preparation method the most according to claim 1, is characterized in that: in step (4), and the method for extending and growing graphene is: Heating SiC substrate with the hot stove of radio frequency induction, heating-up temperature is 1400 DEG C ~ 1600 DEG C, and the time is 10 ~ 20 minutes, heated Journey is passed through argon, grows uniform Graphene, form graphene channel layers.
CN201410156026.5A 2014-04-18 2014-04-18 A kind of preparation method of the epitaxial graphene back-gated transistor of N doping SiC substrate Active CN103943510B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410156026.5A CN103943510B (en) 2014-04-18 2014-04-18 A kind of preparation method of the epitaxial graphene back-gated transistor of N doping SiC substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410156026.5A CN103943510B (en) 2014-04-18 2014-04-18 A kind of preparation method of the epitaxial graphene back-gated transistor of N doping SiC substrate

Publications (2)

Publication Number Publication Date
CN103943510A CN103943510A (en) 2014-07-23
CN103943510B true CN103943510B (en) 2016-09-14

Family

ID=51191120

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410156026.5A Active CN103943510B (en) 2014-04-18 2014-04-18 A kind of preparation method of the epitaxial graphene back-gated transistor of N doping SiC substrate

Country Status (1)

Country Link
CN (1) CN103943510B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108364856A (en) * 2018-02-27 2018-08-03 北京大学 A kind of method that ion implanting prepares nitrogen-doped graphene
WO2020179795A1 (en) 2019-03-05 2020-09-10 学校法人関西学院 METHOD AND APPARATUS FOR PRODUCING SiC SUBSTRATE

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102479820A (en) * 2010-11-30 2012-05-30 中国科学院微电子研究所 Field effect transistor and preparation method thereof
CN102683217A (en) * 2012-05-24 2012-09-19 中国科学院上海微系统与信息技术研究所 Preparation method of graphite-based double-gate MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor)
CN102956694A (en) * 2011-08-26 2013-03-06 三星电子株式会社 Graphene switching device having tunable barrier
CN103459137A (en) * 2011-03-18 2013-12-18 国际商业机器公司 Nitride gate dielectric for graphene MOSFET

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110089404A1 (en) * 2008-04-24 2011-04-21 President And Fellows Of Harvard College Microfabrication of Carbon-based Devices Such as Gate-Controlled Graphene Devices
US8445893B2 (en) * 2009-07-21 2013-05-21 Trustees Of Columbia University In The City Of New York High-performance gate oxides such as for graphene field-effect transistors or carbon nanotubes
US9012882B2 (en) * 2010-02-01 2015-04-21 The Regents Of The University Of California Graphene nanomesh and method of making the same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102479820A (en) * 2010-11-30 2012-05-30 中国科学院微电子研究所 Field effect transistor and preparation method thereof
CN103459137A (en) * 2011-03-18 2013-12-18 国际商业机器公司 Nitride gate dielectric for graphene MOSFET
CN102956694A (en) * 2011-08-26 2013-03-06 三星电子株式会社 Graphene switching device having tunable barrier
CN102683217A (en) * 2012-05-24 2012-09-19 中国科学院上海微系统与信息技术研究所 Preparation method of graphite-based double-gate MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor)

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
《背栅石墨烯常效应晶体管的制备及性能可靠性研究》;张进;《万方数据知识服务平台》;20131008;全文 *

Also Published As

Publication number Publication date
CN103943510A (en) 2014-07-23

Similar Documents

Publication Publication Date Title
CN106537568B (en) The manufacturing method and semiconductor device of semiconductor device
JP2010521799A5 (en)
CN106711207B (en) SiC junction type gate bipolar transistor with longitudinal channel and preparation method thereof
CN103935990B (en) Graphene nanobelt method is prepared in He ion etching based on focused ion beam system
CN104347718A (en) Semiconductor device
CN109037333B (en) Silicon carbide metal oxide semiconductor field effect transistor and manufacturing method thereof
JP2012243966A (en) Semiconductor device
CN104810282B (en) A method of N-channel IGBT device is made using N-type silicon carbide substrates
CN109166918A (en) Insulated gate bipolar transistor and manufacturing method thereof
JP2009266871A (en) Silicon carbide semiconductor device and method of manufacturing same
CN104409507B (en) low on-resistance VDMOS device and preparation method
JP2004533727A (en) Method for increasing mobility of inversion layer of silicon carbide metal oxide semiconductor field effect transistor
CN107946180A (en) A kind of method in silicon carbide-based on piece fast-growth oxide layer
CN110600366B (en) (100) Crystal orientation diamond n-channel junction field effect transistor and preparation method thereof
CN103943510B (en) A kind of preparation method of the epitaxial graphene back-gated transistor of N doping SiC substrate
CN105217604B (en) A kind of method of extending and growing graphene PN junction in situ on the carborundum of semi-insulating silicon face
CN103872101B (en) Insulated gate field effect transistor and manufacturing method thereof
CN105493245A (en) Silicon carbide semiconductor element and method for manufacturing silicon carbide semiconductor element
JP2008034464A (en) Method for manufacturing semiconductor device
WO2014002597A1 (en) Silicon carbide semiconductor device
CN103928321B (en) The preparation method of carborundum insulated gate bipolar transistor
CN103928345B (en) Ion implanting forms the UMOSFET preparation method of N-type heavy doping drift layer table top
CN107818915B (en) Method for improving 4H-SiC MOSFET inversion layer mobility by using nitrogen and boron
CN107230632A (en) Bigrid graphene field effect transistor and its manufacture method
CN103681859A (en) A silicon carbide semiconductor device and a manufacturing method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20220308

Address after: 225600 No. 6, telecom East 1st Road, Chengnan street, Rugao City, Nantong City, Jiangsu Province

Patentee after: Jiangsu Zhuoyuan Semiconductor Co.,Ltd.

Address before: Zhenjiang City, Jiangsu Province, 212013 Jingkou District Road No. 301

Patentee before: JIANGSU University

TR01 Transfer of patent right