CN103858111B - A kind of realization is polymerized the shared method, apparatus and system of virtual middle internal memory - Google Patents

A kind of realization is polymerized the shared method, apparatus and system of virtual middle internal memory Download PDF

Info

Publication number
CN103858111B
CN103858111B CN201380001624.9A CN201380001624A CN103858111B CN 103858111 B CN103858111 B CN 103858111B CN 201380001624 A CN201380001624 A CN 201380001624A CN 103858111 B CN103858111 B CN 103858111B
Authority
CN
China
Prior art keywords
memory
buffer consistency
internal memory
buffer
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201380001624.9A
Other languages
Chinese (zh)
Other versions
CN103858111A (en
Inventor
陈立钢
郑伟
卢广
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
XFusion Digital Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN103858111A publication Critical patent/CN103858111A/en
Application granted granted Critical
Publication of CN103858111B publication Critical patent/CN103858111B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533—Hypervisors; Virtual machine monitors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols

Abstract

The embodiment of the invention discloses a kind of method of being polymerized virtual middle internal memory and sharing, comprising: the internal memory processing command of the virtual machine manager transmission of buffer consistency processor Receiving Host; If this internal memory processing command is buffer status lastest imformation, this buffer consistency processor upgrades according to the buffer consistency catalogue of this buffer status lastest imformation to this locality; Or if this internal memory processing command is the memory access request of the virtual machine on this main frame, this buffer consistency processor carries out buffer consistency process, the internal memory that the memory address information in this memory access request of accessing is corresponding.By the virtual machine manager of main frame, internal memory processing command is sent to buffer consistency processor, carry out buffer consistency process by buffer consistency processor, thus elevator system handling property, shorten memory access time.The embodiment of the invention also discloses a kind of be polymerized virtual middle internal memory share equipment and system.

Description

A kind of realization is polymerized the shared method, apparatus and system of virtual middle internal memory
Technical field
The embodiment of the present invention relates to computer realm, particularly relates to the method, apparatus and system realizing the virtual middle internal memory of polymerization and share.
Background technology
At present, the application that Intel Virtualization Technology is widely used in large server is polymerized.Multiple stage independently server is interconnected by physical connection, uses polymerization Intel Virtualization Technology, makes multiple servers externally be rendered as a station server.After using polymerization Intel Virtualization Technology, central processing unit (the CentralProcessingUnit of multiple servers can be made, be called for short CPU), internal memory (Memory, be called for short Mem), export export (InputOutput, being called for short IO) resource such as equipment forms resource pool, unification externally presents, for doing high-performance calculation and cloud computing infrastructure etc.
Under virtualization applications scene, each server can run virtual machine manager (Hypervisor) software, Hypervisor is virtualized basic software.Domain0 is the special virtual machine (VirtualMachine is called for short VM) on Hypervisor, and this virtual machine has been used for functions such as the mutual of each virtual machine and some peripheral hardware simulation, peripheral access.In polymerization virtualization technology scheme, multiple servers is provided with infinite bandwidth (Infiniband, be called for short IB) block or Ethernet card, these server interconnects are made by Infiniband switch or Ethernet switch, the Hypervisor that each server runs simultaneously comprises polymerization virtualization software, polymerization virtualization software realizes buffer consistency (CacheCoherent by software itself, be called for short CC) process, and after completing CC process, access the internal memory on other servers by Infiniband switch or Ethernet switch.Thus realize each server polymerization virtual in internal memory share, by polymerization virtualization software achieve multiple server externally present a server internal memory polymerization.
In existing polymerization virtualization scheme, use polymerization virtualization software to carry out CC issued transaction, solve internal memory and share the buffer consistency conflict brought, CC office comprehends and takies more processor resource.If system scale is comparatively large, CC issued transaction will become system performance bottleneck.Be polymerized the internal memory exchanging visit operation delay of virtual single about 100 microseconds (us) rank, can be even millisecond (ms) rank at some time, and be wherein polymerized virtualization software carry out CC process occupy wherein the overwhelming majority time.So the method that in existing polymerization virtualization scheme, internal memory is shared causes system performance to decline.
Summary of the invention
In view of this, embodiments provide a kind of method, apparatus and system realizing being polymerized virtual middle internal memory and share, can elevator system handling property, thus shorten memory access time.
First aspect, embodiments provides a kind of method of being polymerized virtual middle internal memory and sharing, comprising:
The internal memory processing command of the virtual machine manager transmission of buffer consistency processor Receiving Host;
If described internal memory processing command is buffer status lastest imformation, described buffer consistency processor upgrades according to the buffer consistency catalogue of described buffer status lastest imformation to this locality, and described buffer status lastest imformation comprises block address memory information and buffer status information;
Or described internal memory processing command is the memory access request of the virtual machine on described main frame, described buffer consistency processor carries out buffer consistency process, the internal memory that the memory address information in described memory access request of accessing is corresponding.
In the first possible implementation of first aspect, described buffer consistency processor upgrades according to the buffer consistency catalogue of described buffer status lastest imformation to this locality, is specially:
Described buffer consistency processor according to described block address memory information, the record of the memory block that block address memory information is corresponding described in the buffer consistency catalogue determining described this locality;
The buffer status information in the record of described memory block is upgraded according to the buffer status information in described buffer status lastest imformation;
According to the current copy information in the record of described memory block, determine other main frames of the copy preserving described memory block, the buffer consistency catalogue that the buffer consistency update processor that notice other main frames described are corresponding is local separately.
In conjunction with the first possible implementation of first aspect or first aspect, in the implementation that the second is possible, described buffer consistency processor carries out buffer consistency process, the internal memory that the memory address information in described memory access request of accessing is corresponding, is specially:
If internal memory corresponding to described memory address information is the internal memory on described main frame, described buffer consistency processor carries out buffer consistency process, conducts interviews to the internal memory of described main frame;
Or internal memory corresponding to described memory address information is the internal memory on other main frames beyond described main frame, then described buffer consistency processor carries out buffer consistency process, by exchange network access described memory address information corresponding described in internal memory on other main frames.
In conjunction with the implementation that the second of first aspect is possible, in the implementation that the third is possible, described buffer consistency processor by exchange network access described memory address information corresponding described in internal memory on other main frames, be specially:
The buffer consistency processor that described in described buffer consistency processor is corresponding with described memory address information by described exchange network, other main frames connect communicates, and accesses the internal memory on other main frames described corresponding to described memory address information.
In conjunction with the second or the third possible implementation of first aspect, in the 4th kind of possible implementation, also comprise:
If described memory access request is rdma read instruction, internal storage access result is sent to the virtual machine manager of described main frame by described buffer consistency processor.
In conjunction with the first of first aspect or first aspect to the 4th kind of arbitrary possible implementation, in the 5th kind of possible implementation, before the internal memory processing command that the virtual machine manager of described buffer consistency processor Receiving Host sends, also comprise:
The virtual machine manager of described main frame obtains the described memory access request of described virtual machine;
According to the memory address information in described memory access request, the virtual machine manager of described main frame judges that described memory access request needs the internal memory of access to be whether internal memory on described main frame, if the internal memory on described main frame, then access the internal memory on described main frame according to described memory access request, and described buffer status lastest imformation is sent to described buffer consistency processor; Internal memory on described main frame, then send to described buffer consistency processor by described memory access request.
Second aspect, embodiments provides a kind of method of being polymerized virtual middle internal memory and sharing, comprising:
The virtual machine manager of main frame obtains the memory access request of virtual machine;
According to the memory address information in described memory access request, the virtual machine manager of described main frame judges that described memory access request needs the internal memory of access to be whether internal memory on described main frame, if the internal memory on described main frame, then access the internal memory on described main frame according to described memory access request, and when described memory access request is internal memory write command, send buffer status lastest imformation to buffer consistency processor, to have carried out the buffer status information that the memory block of write operation is corresponding in the buffer consistency catalogue of buffer consistency processor this locality described in described buffer consistency update processor, if described memory access request is for reading instruction, then described memory access request is sent to described buffer consistency processor, so that described buffer consistency processor carries out buffer consistency process and internal memory corresponding to the memory address information in described memory access request of accessing,
Or, described memory access request is sent to described buffer consistency processor by the virtual machine manager of described main frame, so that described buffer consistency processor carries out buffer consistency process and internal memory corresponding to the memory address information in described memory access request of accessing.
In the first possible implementation of second aspect, if described memory access request is for reading instruction, the virtual machine manager of described main frame also comprises after described memory access request is sent to described buffer consistency processor:
The virtual machine manager of described main frame receives the internal storage access result that described buffer consistency processor returns.
The third aspect, embodiments provides a kind of buffer consistency processor, comprising:
Input-output unit, the internal memory processing command that the virtual machine manager for Receiving Host sends;
Buffer consistency processing unit, if described internal memory processing command is buffer status lastest imformation, for according to described buffer status lastest imformation, send buffer consistency catalogue update instruction to directory management unit, or, described internal memory processing command is the memory access request of the virtual machine on described main frame, for carrying out buffer consistency process, the internal memory that the memory address information in described memory access request of accessing is corresponding, wherein, described buffer status lastest imformation comprises block address memory information and buffer status information;
Described directory management unit, for upgrading local buffer consistency catalogue according to described buffer consistency catalogue update instruction.
In the first possible implementation of the third aspect, described directory management unit, for upgrading local buffer consistency catalogue according to described buffer consistency catalogue update instruction, is specially:
Described directory management unit, for according to described block address memory information, the record of the memory block that block address memory information is corresponding described in the buffer consistency catalogue determining described this locality, the buffer status information in the record of described memory block is upgraded according to the buffer status information in described buffer status lastest imformation, and according to the current copy information in the record of described memory block, determine other main frames of the copy preserving described memory block, the buffer consistency catalogue that the buffer consistency update processor that notice other main frames described are corresponding is local separately.
In conjunction with the first possible implementation of the third aspect or the third aspect, in the implementation that the second is possible, described buffer consistency processing unit, for carrying out buffer consistency process, the internal memory that the memory address information in described memory access request of accessing is corresponding, is specially:
Described buffer consistency processing unit, if internal memory corresponding to described memory address information is the internal memory on described main frame, for carrying out buffer consistency process, the internal memory of described main frame is conducted interviews, if internal memory corresponding to described memory address information is the internal memory on other main frames beyond described main frame, then described buffer consistency processing unit is used for carrying out buffer consistency process, by network interface unit through exchange network access described memory address information corresponding described in internal memory on other main frames;
Then, described buffer consistency processor, also comprises:
Described network interface unit, for providing the communication between described buffer consistency processing unit and other main frames described, the information of described buffer consistency processing unit is sent to other main frames described by described exchange network, the information of other main frames described in receiving from described exchange network is passed to described buffer consistency processing unit.
In conjunction with the implementation that the second of the third aspect is possible, in the implementation that the third is possible, described buffer consistency processing unit is used for carrying out buffer consistency process, by network interface unit through exchange network access described memory address information corresponding described in internal memory on other main frames, be specially:
Described buffer consistency processing unit, for carrying out buffer consistency process, the buffer consistency processor that described in corresponding with described memory address information through described exchange network by described network interface unit, other main frames connect communicates, and accesses the internal memory on other main frames described corresponding to described memory address information.
In conjunction with the second or the third possible implementation of the third aspect, in the 4th kind of possible implementation:
Described buffer consistency processing unit, also for, if described memory access request is rdma read instruction, internal storage access result is sent to the virtual machine manager of described main frame by described input-output unit.
In conjunction with the second of the third aspect to the 4th kind of arbitrary possible implementation, in the 5th kind of possible implementation, described buffer consistency processing unit, comprising:
Pre-service submodule, for being connected with described input-output unit, local agent submodule, remote agent's submodule, for being responsible for the message transmission between described input-output unit and described local agent submodule, described remote agent's submodule;
Described local agent submodule, for the treatment of the memory access request to described main frame, carries out buffer consistency process, and sends described buffer consistency catalogue update instruction to described directory management unit;
Described remote agent's submodule, for the treatment of the memory access request to other main frames beyond described main frame, carries out buffer consistency process, by the internal memory of described network interface unit through described exchange network access other main frames described.
Fourth aspect, the embodiment of the present invention additionally provides a kind of computer system, comprise: at least two main frames, at least two buffer consistency processors and an exchange network, wherein, each main frame in described at least two main frames is connected with a buffer consistency processor in described at least two buffer consistency processors respectively, and described at least two buffer consistency processors are connected by described exchange network;
The first main frame in described at least two main frames, for sending internal memory processing command to the first buffer consistency processor described in being connected at least two buffer consistency processors;
Described first buffer consistency processor, if described internal memory processing command is buffer status lastest imformation, described first buffer consistency processor is used for upgrading local buffer consistency catalogue according to described buffer status lastest imformation, described buffer status lastest imformation comprises block address memory information and buffer status information, or, described internal memory processing command is the memory access request of the virtual machine on described first main frame, for carrying out buffer consistency process, the internal memory that the memory address information in described memory access request of accessing is corresponding.
In the first possible implementation of fourth aspect, described first buffer consistency processor, for upgrading local buffer consistency catalogue according to described buffer status lastest imformation, is specially:
Described first buffer consistency processor, for according to described block address memory information, the record of the memory block that block address memory information is corresponding described in the buffer consistency catalogue determining described this locality, the buffer status information in the record of described memory block is upgraded according to the buffer status information in described buffer status lastest imformation, and according to the current copy information in the record of described memory block, other main frames beyond first main frame described in described at least two main frames determining the copy preserving described memory block, the buffer consistency catalogue that the buffer consistency update processor that notice other main frames described are corresponding is local separately.
In conjunction with the first possible implementation of fourth aspect or fourth aspect, in the implementation that the second is possible, described first buffer consistency processor, for carrying out buffer consistency process, the internal memory that the memory address information in described memory access request of accessing is corresponding, is specially:
Described first buffer consistency processor, if internal memory corresponding to described memory address information is the internal memory on described first main frame, for carrying out buffer consistency process, the internal memory of described first main frame is conducted interviews, or, internal memory corresponding to described memory address information is the internal memory on other main frames beyond the first main frame described in described at least two main frames, for carrying out buffer consistency process, by described exchange network access described memory address information corresponding described in internal memory on other main frames.
In conjunction with the implementation that the second of fourth aspect is possible, in the implementation that the third is possible, described first buffer consistency processor, for carrying out buffer consistency process, by described exchange network access described memory address information corresponding described in internal memory on other main frames, be specially:
Described first buffer consistency processor, for carrying out buffer consistency process, the buffer consistency processor that described in corresponding with described memory address information by described exchange network, other main frames connect communicates, and accesses the internal memory on other main frames described corresponding to described memory address information.
In conjunction with the second or the third possible implementation of fourth aspect, in the 4th kind of possible implementation:
Described first buffer consistency processor, if described memory access request is rdma read instruction, also for internal storage access result being sent to the virtual machine manager of described first main frame.
In conjunction with the first of fourth aspect or fourth aspect to the 4th kind of arbitrary possible implementation, in the 5th kind of possible implementation:
The virtual machine manager of described first main frame, also for obtaining the described memory access request of described virtual machine, judge that described memory access request needs the internal memory of access to be whether internal memory on described first main frame according to the memory address information in described memory access request, if the internal memory on described first main frame, then according to described memory access request, the internal memory on described first main frame is conducted interviews, and send described buffer status lastest imformation to described first buffer consistency processor; Internal memory on described first main frame, then send to described first buffer consistency processor by described memory access request.
Pass through such scheme, the method, apparatus and system that the virtual middle internal memory of the polymerization that the embodiment of the present invention provides is shared, by the virtual machine manager of main frame, internal memory processing command is sent to buffer consistency processor, buffer consistency process is carried out by buffer consistency processor, avoid polymerization virtual on main frame by software simulating CC process cause take more processor resource, cause the problem that system performance declines, thus can elevator system handling property, shorten memory access time.
Accompanying drawing explanation
In order to be illustrated more clearly in the technical scheme of the embodiment of the present invention, below the accompanying drawing used required in describing embodiment is briefly described, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skill in the art, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to these accompanying drawings.
Fig. 1 is the system architecture diagram being polymerized virtualization applications in the embodiment of the present invention;
Fig. 2 is the method flow diagram that the virtual middle internal memory of the polymerization of the embodiment of the present invention 1 is shared;
Fig. 3 is the method flow diagram that the virtual middle internal memory of the polymerization of the embodiment of the present invention 2 is shared;
Fig. 4 is the method flow diagram that the virtual middle internal memory of the polymerization of the embodiment of the present invention 3 is shared;
Fig. 5 is the method flow diagram that the virtual middle internal memory of the polymerization of the embodiment of the present invention 4 is shared;
Fig. 6 is the structural drawing of the buffer consistency processor of the embodiment of the present invention 5;
Fig. 7 is the structural drawing of the buffer consistency processor of the embodiment of the present invention 6;
Fig. 8 is the system for computer figure of the embodiment of the present invention 7.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, be clearly and completely described the technical scheme in the embodiment of the present invention, obviously, described embodiment is the present invention's part embodiment, instead of whole embodiments.Based on the embodiment in the present invention, those of ordinary skill in the art, not making the every other embodiment obtained under creative work prerequisite, belong to the scope of protection of the invention.
Fig. 1 is the system architecture diagram being polymerized virtualization applications in the embodiment of the present invention, as shown in the figure, system comprises: multiple host, processor on every platform main frame can support that internal storage access sensitive instructions is intercepted and captured, realize all access of catching the shared drive in each main frame, and ensure the correctness of internal storage data.The processor of each main frame is by peripheral component interconnection (PeripheralComponentInterconnectExpress, be called for short PCIE) interface, the interconnected (QuickPathInterconnect of express passway, being called for short QPI) interface or super transmission (HyperTransport is called for short HT) interface etc. is connected with a buffer consistency processor (being called for short CC processor); Each main frame has separately independently Basic Input or Output System (BIOS) (BasicInputOutputSystem is called for short BIOS), runs polymerization virtualization software.It is virtual that the polymerization virtualization software that main frame runs realizes polymerization, makes multiple main frame externally present a main frame, thus set up on the virtualized facility resource pool of polymerization and run a large amount of virtual machines.Main frame in the system architecture applied in the embodiment of the present invention is specifically as follows common computing machine, mobile terminal, workstation or server, private server etc., and as X 86 processor, the present invention does not do concrete restriction.
System also comprises multiple CC processor, and CC processor can carry out CC process, and one end of each CC processor is connected with the processor of a main frame, specifically can pass through the connections such as PCIE interface, QPI interface or HT interface, and the other end connects exchange network.Preferably, CC processor is the physical entity independent of main frame.
Multiple CC processor interconnects by exchange network, each main frame can be communicated by CC processor, exchange network is specifically as follows PCIE switch, Infiniband switch or Ethernet switch, is connected with CC processor by PCIE interface, Infiniband interface or Ethernet interface.
Fig. 2 is a kind of method flow diagram being polymerized virtual middle internal memory and sharing of the embodiment of the present invention 1.As shown in the figure, this method is:
Step 101, the internal memory processing command of the virtual machine manager transmission of buffer consistency processor Receiving Host.
Be polymerized virtual by each main frame independently internal memory a slice continuous print memory address is rendered as to virtual machine, when the virtual machine on main frame carries out internal storage access, virtual machine manager (Hypervisor) on main frame can intercept the internal storage access event of virtual machine, namely the memory access request of virtual machine is obtained, comprise the memory address information that will access in memory access request, instruction or internal memory write command can be read for internal memory.Preferably, distributed shared memory (DistributedSharedMemory in virtual machine manager, be called for short DSM) driving of PCIE to internal memory (PCIEtoMEM) in interface interchange Domain0, send internal memory processing command by PCIE port to buffer consistency processor according to the memory access request obtained, buffer consistency processor receives internal memory processing command.Here PCIE port refers to adopt PCIE agreement to carry out the port communicated, and certainly, virtual machine manager also may adopt other communication protocol ports beyond PCIE port to send internal memory processing command to buffer consistency processor.PCIE agreement is as a kind of comparatively general international standard; adopt PCIE port can avoid the incompatible upgrading the risk and cost adopting proprietary protocol to bring; for ease of describing, adopting PCIE port to be described in the embodiment of the present invention, restriction not caused to protection scope of the present invention.
Preferably, the virtual machine manager of main frame obtains the memory access request of virtual machine, first can judge that this memory access request needs the internal memory of access to be whether internal memory on this main frame according to the memory address information in memory access request, if, then according to memory access request, the internal memory in the machine is conducted interviews: when for internal memory write command, virtual machine manager writes corresponding memory address by needing the content of write, and buffer memory (Cache) state updating information is sent to buffer consistency processor by PCIE port, wherein, buffer status lastest imformation comprises block address memory information and Cache status information, the value of Cache status information indicates after Cache writes data, Cache is any state, can be: exclusive, share, the invalid one waited in Cache state, when reading instruction for internal memory, the buffer consistency catalogue in virtual machine manager query caching consistency treatment device, the Cache status information according to the memory block of correspondence memory in CC catalogue reads the content that will access from internal memory.If the internal memory of needs access is not the internal memory on this main frame, then the memory access request of virtual machine is sent to buffer consistency processor.Also according to following process, after the memory access request of the virtual machine manager acquisition virtual machine of main frame, can not judge, directly by PCIE port, the memory access request of virtual machine sent to buffer consistency processor.Visible, the internal memory processing command that virtual machine manager on the main frame that buffer consistency processor receives sends, may be the memory access request of virtual machine, also may be the Cache state updating information sent after the virtual machine manager of main frame carries out internal storage access.
Step 102, buffer consistency processor carries out buffer consistency process according to the internal memory processing command received, and is specially:
If the Cache state updating information that the virtual machine manager that internal memory processing command is main frame sends, buffer consistency processor upgrades according to the buffer consistency catalogue of Cache state updating information to this locality.The Cache state of shared drive in whole system is have recorded in buffer consistency catalogue, record Cache status information and the current copy information of the memory block of internal memory, wherein, Cache status information represents the state of local Cache, such as the state such as exclusive, shared, invalid.Current copy information indicates the copy that this memory block preserved by which main frame, has the information of this memory block in the buffer consistency catalogue of this locality of the buffer consistency processor that these main frames are corresponding.The buffer consistency catalogue of oneself this locality safeguarded by each buffer consistency processor, when internal storage state changes, the Cache status information of buffer consistency catalogue also needs to refresh: after the main frame of correspondence performs internal memory write operation, buffer consistency processor needs to upgrade the Cache status information of having carried out the memory block of the internal memory of write operation in the buffer consistency catalogue of its this locality, and save according to the current copy message notice of the memory block of this internal memory in buffer consistency catalogue the refreshing that CC processor corresponding to other main frames of the copy of the memory block of this internal memory also carries out buffer consistency catalogue local separately.Here, buffer consistency processor upgrades according to the buffer consistency catalogue of the Cache state updating information received to this locality, be specifically as follows according to the block address memory information of carrying in Cache state updating information (namely having carried out the address information of the memory block of write operation) and Cache status information, upgrade the Cache status information of having carried out the memory block of write operation in buffer consistency catalogue.First, buffer consistency processor is according to the block address memory information in buffer status lastest imformation, determine the record of the memory block that this block address memory information is corresponding in local buffer consistency catalogue, then the buffer status information in the record of this memory block is upgraded according to the buffer status information in buffer status lastest imformation, and further, according to the current copy information in the record of this memory block, determine other main frames of the copy preserving this memory block, notify the buffer consistency catalogue that buffer consistency update processor that other main frames are corresponding is local separately.
If when internal memory processing command is the memory access request of virtual machine on main frame, buffer consistency processor carries out buffer consistency process, the internal memory that the memory address information in access memory request of access is corresponding.Internal memory corresponding to memory address information herein refers to the internal memory on the main frame at the memory source place that the memory address information in internal memory process request is corresponding.Concrete, internal memory corresponding to the memory address information of if desired accessing is the internal memory on this main frame, buffer consistency processor carries out buffer consistency process, the internal memory of this main frame is conducted interviews: if memory access request writes internal memory instruction, content is write the internal memory of this main frame by buffer consistency processor, by buffer consistency processor notice Hypervisor, content can be write the internal memory of the machine, or directly content is write the internal memory of the machine by buffer consistency processor, and further, buffer consistency processor can refresh corresponding Cache status information of having carried out the memory block of write operation in local CC catalogue, if memory access request is rdma read instruction, buffer consistency processor carries out internal memory reading according to the virtual machine manager of the Cache state information notification main frame of the memory block of correspondence memory in buffer consistency catalogue, and the information of reading is sent to by the virtual machine manager of main frame the virtual machine sending memory access request.The internal memory of if desired accessing is the internal memory on other main frames, then buffer consistency processor is by the internal memory on internal memory place main frame corresponding to the memory address information of exchange network access memory process request.For convenience of description, other main frames at internal memory place corresponding for memory address information can be called remote host, the main frame sending memory access request is called local host.Exchange network herein can be PCIE switch, Infiniband switch or Ethernet switch, the buffer consistency processor that local host is corresponding is communicated by the buffer consistency processor that exchange network is corresponding with remote host, thus realizes the access to the internal memory on remote host.If memory access request writes internal memory instruction, buffer consistency processor needs to refresh corresponding Cache status information of having carried out the memory block of the internal memory of write operation in local CC catalogue, and notify the CC processor that remote host is corresponding, the internal memory will the content of write being needed to write remote host by it, if memory access request is rdma read instruction, the CC processor sending memory access request notifies that the CC processor that remote host is corresponding carries out internal storage access, the buffer consistency processor that distally main frame is corresponding receives internal storage access result, and send to the virtual machine manager of the local host sending memory access request, by virtual machine manager, the information of reading is given the virtual machine sending memory access request, wherein, internal storage access result is that the corresponding buffer consistency processor that remote host is connected reads from internal memory according to the CC catalogue of memory access request and its this locality.The further ins and outs that CC processor carries out CC process follow the general CC processing protocol of industry, and this place repeats no more.
The method that the virtual middle internal memory of the polymerization that the embodiment of the present invention provides is shared, by the internal memory processing command that the Hypervisor of buffer consistency processor Receiving Host sends, buffer consistency process is carried out according to internal memory processing command by buffer consistency processor, avoid on main frame by software simulating be polymerized virtual in CC process and cause take more processor resource, cause the problem that system performance declines, thus can elevator system handling property, shorten memory access time.
Fig. 3 is a kind of method flow diagram being polymerized virtual middle internal memory and sharing of the embodiment of the present invention 2.As shown in the figure, this method is:
Step 201, the virtual machine manager of main frame obtains the memory access request of virtual machine.
When the virtual machine on main frame carries out internal storage access, the Hypervisor on main frame can intercept the internal storage access event of virtual machine, namely obtains the memory access request of virtual machine.
Step 202, the virtual machine manager of main frame sends internal memory processing command, so that buffer consistency processor carries out buffer consistency process according to the internal memory processing command received to buffer consistency processor.
Concrete, the virtual machine manager of main frame obtains the memory access request of virtual machine, first can judge that this memory access request needs the internal memory of access to be whether local internal memory on this main frame according to the memory address information in memory access request: if, then according to memory access request, the local internal memory in the machine is conducted interviews, when for internal memory write command, corresponding memory address is write by needing the content of write, and buffer status lastest imformation is sent to buffer consistency processor, so that described buffer consistency processor upgrades according to the buffer consistency catalogue of the buffer status lastest imformation received to this locality, wherein, buffer status lastest imformation comprises block address memory information and Cache status information, when reading instruction for internal memory, the buffer consistency catalogue in virtual machine manager query caching consistency treatment device, the Cache status information according to the memory block of correspondence memory in CC catalogue reads the content that will access from buffer memory.If the internal memory of needs access is not the internal memory on this main frame, then the memory access request of virtual machine is sent to buffer consistency processor, so that buffer consistency processor carries out buffer consistency process and internal memory corresponding to memory address information in access memory request of access.Also can process as follows, the virtual machine manager of main frame obtains the memory access request of virtual machine, do not carry out the judgement of memory address information, directly the memory access request of virtual machine is sent to buffer consistency processor, so that buffer consistency processor carries out buffer consistency process and internal memory corresponding to memory address information in access memory request of access, concrete, buffer consistency processor carries out buffer consistency process and similar in the method for internal memory corresponding to memory address information in access memory request of access and embodiment 1, and this place repeats no more.According to description above, the virtual machine manager of main frame sends to the internal memory processing command of buffer consistency processor, may be the memory access request of virtual machine, also may be the buffer status information after the virtual machine manager of main frame carries out internal storage access.
Preferably, the driving of the PCIEtoMEM in the DSM interface interchange Domain0 in the virtual machine manager of main frame, sends internal memory processing command by PCIE port to buffer consistency processor according to the memory access request obtained.The virtual machine manager of main frame is communicated with buffer consistency processor by PCIE port, adopts PCIE port can avoid the incompatible upgrading the risk and cost adopting proprietary protocol to bring, can certainly adopt other communication protocol ports.
Further, if memory access request is rdma read instruction, the virtual machine manager of main frame receives the internal storage access result that buffer consistency processor returns, and sends to the virtual machine sending memory access request.
The method that the virtual middle internal memory of the polymerization that the embodiment of the present invention provides is shared, by the Hypervisor of main frame, internal memory processing command is sent to buffer consistency processor, to carry out CC process by buffer consistency processor, avoid polymerization virtual on main frame by software simulating CC process cause take more processor resource, cause the problem that system performance declines, thus can elevator system handling property, shorten memory access time.
Fig. 4 is a kind of method flow diagram being polymerized virtual middle internal memory and sharing of the embodiment of the present invention 3.As shown in the figure, the method is specially:
Step 301, the virtual machine on main frame initiates internal storage access event.Be polymerized and virtual independently internal memory on each main frame be rendered as a slice continuous print memory address to virtual machine, when the virtual machine on main frame needs to carry out internal storage access, initiate internal storage access event.
Step 302, the virtual machine manager on main frame intercepts and captures internal storage access event.In polymerization is virtual, in order to ensure the correctness of internal storage data, internal storage access sensitive instructions must be able to be captured.Hypervisor intercepts and captures the internal storage access event of virtual machine, namely obtains the memory access request of virtual machine.
Step 303, Hypervisor judges whether memory access request is access the internal memory on this main frame.According to the memory address information in memory access request, Hypervisor judges that this memory access request needs the internal memory of access to be whether internal memory on this main frame.Be specially, the memory access request that the DSM interface process in Hypervisor obtains, judge whether it is the internal memory on this main frame of access according to the memory address information in memory access request.
Step 304, if the internal memory of accessing on this main frame, the Hypervisor of main frame conducts interviews to the internal memory on this main frame according to the memory address information in memory access request.
Step 305, when for internal memory write command, buffer status lastest imformation is sent to local buffer consistency processor by the Hypervisor of main frame, buffer status lastest imformation comprises block address memory information and Cache status information, after the value of Cache status information shows to write data, Cache is any state, Ke Yiwei: the one in the Cache state such as exclusive, shared, invalid.This step is specially, when for internal memory write command, the virtual machine manager of main frame internally deposits into row write operation, the driving of the PCIEtoMEM in the DSM interface interchange Domain0 in virtual machine manager, by the buffer consistency processor transmission buffer status lastest imformation of PCIE port to this locality, be responsible in local buffer consistency processor receiving buffer status lastest imformation with the input and output of host computer side interface (InputOutput is called for short IO) interface unit.For ease of distinguishing in the present embodiment, buffer consistency processor corresponding to the main frame sending memory request order is called local buffer consistency processor, and the buffer consistency processor corresponding to remote host at the internal memory place that will access is called the buffer consistency processor of far-end
Step 306, local buffer consistency processor upgrades the buffer consistency catalogue of self according to the Cache state updating information received.Be specially, local agent (LocalProxy in local buffer consistency processor, be called for short LP) submodule be responsible for according to the main frame received Cache state updating information in the CC catalogue of the block address memory information of carrying and Cache state information updating this locality, namely, upgrade the Cache status information of the memory block of the internal memory of the carrying out of recording in local buffer consistency catalogue write operation, and the CC processor that other main frames of the copy of the memory block of this internal memory are corresponding according to the current copy message notice buffer memory of the memory block of this internal memory in buffer consistency catalogue further also carries out the refreshing of local separately buffer consistency catalogue.Concrete, first, buffer consistency processor is according to the block address memory information in buffer status lastest imformation, determine the record of the memory block that this block address memory information is corresponding in local buffer consistency catalogue, then the buffer status information in the record of this memory block is upgraded according to the buffer status information in buffer status lastest imformation, and further, according to this counterfoil record in current copy information, determine other main frames of the copy preserving this memory block, notify the buffer consistency catalogue that buffer consistency update processor that other main frames are corresponding is local separately.Perform step 315.
Step 307, if not the internal memory of accessing on this main frame, the driving of the PCIEtoMEM in the DSM interface interchange Domain0 in the virtual machine manager of main frame, by the buffer consistency processor transmission memory access request of PCIE port to this locality.Be responsible in buffer consistency processor receiving memory access request with the I/O interface unit of host computer side interface.
Step 308, local buffer consistency processor is by the buffer consistency processor of exchange network access far-end.After local buffer consistency processor receives memory access request, the remote agent in buffer consistency processor is given (RemoteProxy by needing the memory access request of accessing internal memory on other main frames, being called for short RP) submodule is responsible for process, and RP submodule is by the buffer consistency processor of network interface unit through exchange network access far-end.The buffer consistency processor of far-end here refers to the CC processor being in charge of remote host, and this remote host is exactly the main frame at the internal memory place that will access.
Step 309, after the buffer consistency processor of far-end receives memory access request, local agent submodule memory access request given wherein processes.
Step 310, the local agent submodule of the buffer consistency processor of far-end judges whether the CC catalogue of its this locality hits.The local agent submodule of the buffer consistency processor of far-end inquires about the CC catalogue of its this locality according to the memory address of memory access request, whether the Cache state of memory block judging the internal memory needing access is readable state, if readable state, namely local Cache directory hit is shown, Cache can use, otherwise be miss, Cache is unavailable.
Step 311, if CC catalogue is not hit, then the local agent submodule in the buffer consistency processor of far-end carries out internal storage access by the I/O interface module request remote host carrying out interface with main frame.The buffer consistency processor of far-end distally main frame sends request, the internal memory of memory address in access memory request of access: for reading instruction, obtain the content of memory address in memory access request, for write command, the content write host memory address that will write.
Step 312, the CC catalogue of buffer consistency processor to its this locality of far-end upgrades.The buffer consistency processor of far-end upgrades Cache status information of having carried out the memory block of the internal memory of internal memory read operation or write operation corresponding in the CC catalogue of its this locality, by the content write Cache of this memory read-write, and upgrade CC catalogue, carry out internal storage access so that follow-up.
Step 313, if CC directory hit, then for reading instruction, the buffer consistency processor of far-end directly reads corresponding memory value from Cache, obtains internal storage access result.If write command, the value that the buffer consistency processor of far-end will write is written in the internal memory of remote host, upgrades local Cache.
Step 314, for reading instruction, the internal storage access result of acquisition is returned to local buffer consistency processor by the buffer consistency processor of far-end.The content of the internal memory read is returned to local buffer consistency processor by network interface unit through exchange network by the buffer consistency processor of far-end, and local buffer consistency processor carries out the renewal of Cache state in CC catalogue.
Step 315, for reading instruction, internal storage access result is returned to the virtual machine of initiating internal storage access event by local buffer consistency processor.The internal storage access result that the buffer consistency processor that local buffer consistency processor receives far-end returns, by being responsible for internal storage access result feedback with the I/O interface unit of host interface to the Domain0 of main frame, by the Hypervisor feeding back to main frame after Domain0 process, and finally return to the VM initiating internal storage access event.
The method that the virtual middle internal memory of the polymerization that the embodiment of the present invention provides is shared, by the Hypervisor of main frame, internal memory processing command is sent to buffer consistency processor, and carry out CC process by buffer consistency processor, avoid polymerization virtual on main frame by software simulating CC process cause take more processor resource, cause the problem that system performance declines, thus can elevator system handling property, shorten memory access time.
Fig. 5 is a kind of method flow diagram being polymerized virtual middle internal memory and sharing of the embodiment of the present invention 4.As shown in the figure, the method is specially:
Step 401 ~ 402, concrete enforcement technical scheme is corresponding identical with step 301 ~ 302 of the embodiment of the present invention 3, repeats no more herein.
Step 403, the driving of the PCIEtoMEM in the DSM interface interchange Domain0 in the virtual machine manager of main frame, by the buffer consistency processor transmission memory access request of PCIE port to this locality.Be responsible in buffer consistency processor receiving memory access request with the I/O interface unit of host interface.
Step 404, local buffer consistency processor judges whether memory access request is access the internal memory on this main frame.Local buffer consistency processor receives memory access request, judges whether it is the internal memory on this main frame of access according to the memory address information in memory access request.
Step 405, if the internal memory of accessing on this main frame, the local agent submodule that memory access request is given wherein by local buffer consistency processor processes.
Step 406, the local agent submodule of local buffer consistency processor judges whether the CC catalogue of its this locality hits.Local agent submodule inquires about the CC catalogue of its this locality, the CC catalogue local according to the memory address inquiry of memory access request, whether the Cache state of memory block judging the internal memory needing access is readable state, if readable state, namely local Cache directory hit is shown, Cache can use, otherwise is miss.
Step 407, if CC catalogue is not hit, then local this main frame of buffer consistency processor request carries out internal storage access.Buffer consistency processor sends request to main frame, the internal memory of memory address in access memory request of access, obtains internal storage access result.
Step 408, local buffer consistency processor upgrades according to the CC catalogue of internal storage access result to its this locality.Content is written in the internal memory of main frame by local buffer consistency processor, and refreshes the Cache status information of memory block corresponding in local CC catalogue.
Step 409, if CC directory hit, then local buffer consistency processor directly carries out cache access, for reading instruction, obtaining internal storage access result, for write command, content being written in the internal memory of main frame, upgrading the content in former Cache.
Step 410, if not the internal memory of accessing on this main frame, local buffer consistency processor is by the buffer consistency processor of exchange network access far-end.The remote agent's submodule needing the memory access request of accessing internal memory on other main frames to give wherein is responsible for process by local buffer consistency processor, and RP submodule is by the buffer consistency processor of network interface unit through exchange network access far-end.The buffer consistency processor of far-end here refers to the CC processor being in charge of remote host, and this remote host is exactly the main frame at the internal memory place that memory access request will be accessed.For ease of distinguishing in the present embodiment, buffer consistency processor corresponding to the main frame sending memory request order is called local buffer consistency processor, the buffer consistency processor needed corresponding to the remote host at the internal memory place of access is called the buffer consistency processor of far-end.
Step 411 ~ 417, concrete enforcement technical scheme is corresponding identical with step 309 ~ 315 of the embodiment of the present invention 3, repeats no more herein.
The method that the virtual middle internal memory of the polymerization that the embodiment of the present invention provides is shared, by the Hypervisor of main frame, internal memory processing command is sent to buffer consistency processor, and carry out CC process by buffer consistency processor, avoid polymerization virtual on main frame by software simulating CC process cause take more processor resource, cause the problem that system performance declines, thus can elevator system handling property, shorten memory access time.
The structural drawing of the buffer consistency processor that Fig. 6 provides for the embodiment of the present invention 5, as shown in Figure 6: buffer consistency processor 50, comprises input-output unit (abbreviation I/O cell) 51 and directory management unit 52, buffer consistency processing unit 53.Wherein,
I/O cell 51, the internal memory processing command that the virtual machine manager for Receiving Host sends.I/O cell provides buffer consistency processing unit and the mutual interface of main frame, and its main function completes the communication between buffer consistency processing unit and main frame (can be specifically the central processing unit in main frame) exactly.When the virtual machine on main frame carries out internal storage access, Hypervisor on main frame can intercept the internal storage access event of virtual machine, namely obtain the memory access request of virtual machine, in memory access request, comprise the memory address information that will access, instruction or internal memory write command can be read for internal memory.Preferably, virtual machine manager sends internal memory processing command by PCIE port to the I/O cell in buffer consistency processor according to the memory access request obtained, and I/O cell receives this internal memory processing command.Here PCIE port refers to adopt PCIE agreement to carry out the port communicated; certainly; virtual machine manager also may adopt other communication protocol ports beyond PCIE port to send internal memory processing command to I/O cell; PCIE agreement is as a kind of comparatively general international standard; I/O cell adopts PCIE port can avoid the incompatible upgrading the risk and cost adopting proprietary protocol to bring; for ease of describing; adopt PCIE port to be described in the embodiment of the present invention, restriction is not caused to protection scope of the present invention.
Buffer consistency processing unit 53, internal memory processing command for receiving according to I/O cell 51 carries out buffer consistency process, if the Cache state updating information that the virtual machine manager that the internal memory processing command received is main frame sends, then buffer consistency processing unit is used for according to Cache state updating information, sends buffer consistency catalogue update instruction and upgrades to the buffer consistency catalogue of directory management unit 52 to this locality; If when the internal memory processing command received is the memory access request of the virtual machine on main frame, buffer consistency processing unit 53 is for carrying out buffer consistency process, the internal memory that memory address information in access memory request of access is corresponding, internal memory corresponding to memory address information herein refers to the internal memory on the main frame at the memory source place that the memory address information in internal memory process request is corresponding.
Directory management unit 52, upgrades for the buffer consistency catalogue of buffer consistency catalogue update instruction to this locality according to buffer consistency processing unit 53.The Cache state of shared drive in whole system is have recorded in buffer consistency catalogue, record Cache status information and the current copy information of the memory block of internal memory, wherein, Cache status information represents the state of local Cache, such as the state such as exclusive, shared, invalid.Current copy information indicates the copy that this memory block preserved by which main frame, has the information of this memory block in the buffer consistency catalogue of this locality of the buffer consistency processor that these main frames are corresponding.The directory management unit of each buffer consistency processor, for maintain the buffer consistency catalogue of oneself this locality, when internal storage state changes, the Cache status information of buffer consistency catalogue also needs to refresh, such as, after the main frame of correspondence performs internal memory write operation, directory management unit for upgrade its this locality buffer consistency catalogue in carried out the Cache status information of the memory block of the internal memory of write operation.Here, directory management unit is used for according to the block address memory information in buffer consistency catalogue update instruction and Cache status information, upgrades the Cache status information of having carried out this memory block in buffer consistency catalogue.Concrete, directory management unit, for according to block address memory information, determine the record of the memory block that block address memory information is corresponding in local buffer consistency catalogue, the buffer status information in the record of this memory block is upgraded according to the buffer status information in buffer status lastest imformation, and according to the current copy information in the record of this memory block, determine other main frames of the copy preserving this memory block, notify the buffer consistency catalogue that buffer consistency update processor that other main frames are corresponding is local separately.
Preferably, when internal memory processing command is the memory access request of virtual machine, buffer consistency processing unit 53 is for carrying out buffer consistency process, the internal memory that memory address information in access memory request of access is corresponding, be specially: internal memory corresponding to the memory address information of if desired accessing is the internal memory on this main frame, for carrying out buffer consistency process, the internal memory of this main frame is conducted interviews: if memory access request writes internal memory instruction, buffer consistency processing unit, for content being write the corresponding internal memory on this main frame, by I/O cell notice Hypervisor, content can be write the internal memory of the machine by buffer consistency processing unit, or directly content is write the internal memory of this main frame by I/O cell by buffer consistency processing unit, and further, buffer consistency processing unit, also refresh corresponding Cache status information of having carried out the memory block of the internal memory of write operation in local CC catalogue for sending buffer consistency catalogue update instruction notice directory management unit.Directory management unit, for refreshing corresponding Cache status information of having carried out the memory block of the internal memory of write operation in local CC catalogue according to the buffer consistency catalogue update instruction notice received; If memory access request is rdma read instruction, buffer consistency processing unit is used for carrying out internal memory reading according to the Cache status information of the memory block of correspondence memory in buffer consistency catalogue by the virtual machine manager of I/O cell notice main frame, and the information of reading is sent to by the virtual machine manager of main frame the virtual machine sending memory access request.The internal memory of if desired accessing is the internal memory on other main frames, then buffer consistency processing unit is used for carrying out buffer consistency process, by the internal memory of network interface unit 54 on the internal memory place main frame that the memory address information of exchange network access memory process request is corresponding.Now, in buffer consistency processor 50, also comprise network interface unit 54, for providing the communication between buffer consistency processing unit and other buffer consistency processors, the information of buffer consistency processing unit is sent to other buffer consistency processors by exchange network, the information of other buffer consistency processors received from exchange network is passed to buffer consistency processing unit.Exchange network herein can be PCIE switch, Infiniband switch or Ethernet switch, buffer consistency processor 50 is that the buffer consistency processor connected by the internal memory place main frame that exchange network is corresponding with memory address information is communicated, realize the access to the internal memory on internal memory place main frame corresponding to internal memory address information, be specially, buffer consistency processing unit, for carrying out buffer consistency process, the buffer consistency processor that described in corresponding with described memory address information through described exchange network by described network interface unit, other main frames connect communicates, access the internal memory on other main frames described corresponding to described memory address information.For convenience, other main frames at internal memory place corresponding for memory address information can be called remote host, the main frame sending memory access request is called local host.If memory access request writes internal memory instruction, buffer consistency processing unit needs to notify that directory management unit refreshes corresponding Cache status information of having carried out the memory block of the internal memory of write operation in local CC catalogue, and will the internal memory of the content write remote host of write be needed by the CC processor that I/O cell notice remote host is corresponding, if memory access request is rdma read instruction, send the buffer consistency processing unit of memory access request also for notifying that the CC processor that remote host is corresponding carries out internal storage access, and receive internal storage access result from the buffer consistency processor be connected with remote host, and send to the virtual machine manager of the main frame sending memory access request, by virtual machine manager, the information of reading is given the virtual machine sending memory access request, wherein, internal storage access result is that the buffer consistency process that remote host is connected is read from internal memory according to the CC catalogue of memory access request and its this locality.The further ins and outs of CC process follow the general CC processing protocol of industry, and this place repeats no more.
Further, the described buffer consistency catalogue update instruction that directory management unit is used for according to receiving upgrades the Cache status information of having carried out the memory block of the internal memory of write operation in the buffer consistency catalogue of its this locality, and the CC processor that other main frames of the copy of the memory block of this internal memory are corresponding according to the current copy message notice buffer memory of the memory block of this internal memory in buffer consistency catalogue also carries out the refreshing of local separately buffer consistency catalogue, specifically can send message to buffer consistency processing unit, related news are sent to other CC processors through network interface unit.
Preferably, the virtual machine manager of main frame obtains the memory access request of virtual machine, first can judge that this memory access request needs the internal memory of access to be whether internal memory on this main frame according to the memory address information in memory access request, if, then according to memory access request, the internal memory in the machine is conducted interviews: when for internal memory write command, virtual machine manager writes corresponding memory address by needing the content of write, and buffer status lastest imformation is sent to the I/O cell in buffer consistency processor by PCIE port, wherein, buffer status lastest imformation comprises block address memory information and Cache status information, after the value of Cache status information shows to write data, Cache is any state, can be: exclusive, share, the invalid one waited in Cache state, when reading instruction for internal memory, virtual machine manager is by the buffer consistency catalogue in the directory management unit in I/O cell, buffer consistency processing unit query caching consistency treatment device, and the Cache status information according to the memory block of correspondence memory in CC catalogue reads the content that will access from internal memory.If the internal memory of needs access is not the internal memory on this main frame, then the memory access request of virtual machine is sent to buffer consistency processing unit by I/O cell.Also can process as follows, after the memory access request of the virtual machine manager acquisition virtual machine of main frame, not judge, directly by PCIE port, the memory access request of virtual machine is sent to buffer consistency processor by I/O cell.Visible, the internal memory processing command that virtual machine manager on the main frame that the I/O cell of buffer consistency processor receives sends, may be the memory access request of virtual machine, also may be the Cache state updating information after the virtual machine manager of main frame carries out internal storage access.
The buffer consistency processor that the embodiment of the present invention provides, the internal memory processing command of the Hypervisor transmission of Receiving Host, buffer consistency process is carried out according to internal memory processing command, avoid on main frame by software simulating be polymerized virtual in CC process and cause take more processor resource, cause the problem that system performance declines, thus can elevator system handling property, shorten memory access time.
Fig. 7 is the structural drawing of the buffer consistency processor of the embodiment of the present invention 6.On the basis of the CC processor of the embodiment 5 shown in Fig. 6, the buffer consistency processing unit 53 of the embodiment of the present invention comprises:
Pre-service submodule 530, for being connected with I/O cell, local agent submodule 531, remote agent's submodule 532, be responsible for the message transmission between I/O cell and local agent submodule, remote agent's submodule, receive the information of I/O cell transmission and be transmitted to local agent submodule or remote agent's submodule, and receive the information of local agent submodule or the transmission of remote agent's submodule and be transmitted to I/O cell.
Local agent submodule 531, for the treatment of the memory access request to this main frame.Be specially, the internal memory processing command sent for the I/O cell received according to pre-service submodule carries out buffer consistency process, if the Cache state updating information that the virtual machine manager that the internal memory processing command received is main frame sends, then according to Cache state updating information, send buffer consistency catalogue update instruction and upgrade to the buffer consistency catalogue of directory management unit 52 to this locality, if the internal memory processing command received is the memory access request of the virtual machine on main frame, and internal memory corresponding to memory address information herein in memory access request is the internal memory on this main frame, then local agent submodule is used for carrying out buffer consistency process, the internal memory of this main frame is conducted interviews: if memory access request writes internal memory instruction, local agent submodule is for writing the corresponding internal memory on this main frame by content, through I/O cell notice Hypervisor, content can be write the internal memory of the machine by pre-service submodule, or directly content is write the internal memory of this main frame through I/O cell by pre-service submodule by local agent submodule, and further, local agent submodule, also refresh corresponding Cache status information of having carried out the memory block of the internal memory of write operation in local CC catalogue for sending buffer consistency catalogue update instruction notice directory management unit.If memory access request is rdma read instruction, local agent submodule is used for carrying out internal memory reading by pre-service submodule through the virtual machine manager of I/O cell notice main frame according to the Cache status information of the memory block of correspondence memory in buffer consistency catalogue, and the information of reading is sent to by the virtual machine manager of main frame the virtual machine sending memory access request.Certainly, local agent submodule also can receive the memory access request of other main frames that network interface unit 54 is transmitted, and internal memory corresponding to memory address information in memory access request is the internal memory on this main frame, then local agent submodule is used for carrying out buffer consistency process according to the memory access request of other main frames, conducts interviews to the internal memory of this main frame.
Remote agent's submodule 532, for the treatment of the memory access request to other main frames.If the internal memory processing command that the I/O cell that the pretreatment module received forwards sends is the memory access request of the virtual machine on main frame, and internal memory corresponding to memory address information herein in memory access request is the internal memory on other main frames, then remote agent's submodule carries out buffer consistency process, by the internal memory of network interface unit 54 on the internal memory place main frame that the memory address information of exchange network access memory process request is corresponding, and the information of other main frames received from exchange network is passed to pre-service submodule.The further ins and outs of CC process follow the general CC processing protocol of industry, and this place repeats no more.The function of each several part of buffer consistency processor realize the details part identical with preceding embodiment 1 to embodiment 5, can referring to the description of preceding embodiment, this place also repeats no more.
The buffer consistency processor that the embodiment of the present invention provides, the internal memory processing command of the Hypervisor transmission of Receiving Host, buffer consistency process is carried out according to internal memory processing command, avoid on main frame by software simulating be polymerized virtual in CC process and cause take more processor resource, cause the problem that system performance declines, thus can elevator system handling property, shorten memory access time, and process local internal storage access and remote memory access respectively by local agent submodule and remote agent's submodule, improve the handling property of processor further.
Fig. 8 is the computer system drawings of the embodiment of the present invention 7, as shown in the figure, described computer system comprises: at least two main frames, at least two buffer consistency processors and an exchange network, wherein, each main frame in these at least two main frames is connected with a buffer consistency processor in these at least two buffer consistency processors respectively, and these at least two buffer consistency processors are communicated to connect by exchange network.
The first main frame in described at least two main frames, for sending internal memory processing command to the CC processor described in being connected at least two CC processors.Preferably, when the virtual machine on the first main frame carries out internal storage access, Hypervisor on first main frame can intercept the internal storage access event of virtual machine, namely the memory access request of virtual machine is obtained, the memory address information that will access is comprised in memory access request, can read instruction or internal memory write command for internal memory, the first main frame sends internal memory processing command by PCIE port to the first coupled buffer consistency processor.Certainly; first main frame also may adopt other communication protocol ports beyond PCIE port to send internal memory processing command to the first buffer consistency processor; PCIE agreement is as a kind of comparatively general international standard; adopt PCIE port can avoid the incompatible upgrading the risk and cost adopting proprietary protocol to bring; for ease of describing; adopt PCIE port to be described in the embodiment of the present invention, restriction is not caused to protection scope of the present invention.It should be noted that, at " first main frame " and " the first buffer consistency processor " of the description of the embodiment of the present invention, convenience only in order to describe, represent a not otherwise specified main frame in multiple main frame or multiple buffer consistency processor or buffer consistency processor, and non-special main frame or CC processor.
Described first buffer consistency processor, for carrying out buffer consistency process according to the internal memory processing command received, be specially: if the Cache state updating information that the virtual machine manager that internal memory processing command is the first main frame sends, then the first buffer consistency processor is used for upgrading according to the buffer consistency catalogue of Cache state updating information to this locality.The Cache state of shared drive in whole system is have recorded in buffer consistency catalogue, record Cache status information and the current copy information of the memory block of internal memory, wherein, Cache status information represents the state of local Cache, such as the state such as exclusive, shared, invalid.Current copy information indicates the copy that this memory block preserved by which main frame.The buffer consistency catalogue of Cache state updating information to this locality that first buffer consistency processor is used for according to receiving upgrades, be specifically as follows according to the block address memory information of carrying in Cache state updating information (namely having carried out the memory block of write operation) and Cache status information, upgrade the Cache status information of memory block in buffer consistency catalogue.Further, the first buffer consistency processor also for the memory block according to this internal memory in buffer consistency catalogue current copy message notice described at least one main frame the CC processor of other main frames of the copy of the memory block of this internal memory of buffer memory also carry out the refreshing of local separately buffer consistency catalogue.Concrete, first buffer consistency processor, for according to block address memory information, determine the record of the memory block that this block address memory information is corresponding in local buffer consistency catalogue, the buffer status information in the record of this memory block is upgraded according to the buffer status information in this buffer status lastest imformation, and according to the current copy information in the record of this memory block, determine other main frames beyond the first main frame in these at least two main frames of the copy preserving this memory block, notify the buffer consistency catalogue that buffer consistency update processor that other main frames are corresponding is local separately.
Preferably, the virtual machine manager of the first main frame obtains the memory access request of virtual machine, first can judge that this memory access request needs the internal memory of access to be whether internal memory on this main frame according to the memory address information in memory access request, if, then according to memory access request, the internal memory in the machine is conducted interviews: when for internal memory write command, the virtual machine manager of the first main frame is used for needing the content of write to write corresponding memory address, and buffer memory (Cache) state updating information is sent to the first buffer consistency processor by PCIE port, wherein, buffer status lastest imformation comprises block address memory information and Cache status information, after the value of Cache status information shows to write data, Cache is any state, can be: exclusive, share, the invalid one waited in Cache state, when reading instruction for internal memory, the virtual machine manager of the first main frame inquires about the buffer consistency catalogue in the first buffer consistency processor, reads according to the Cache status information of the memory block of correspondence memory in CC catalogue the content that will access from internal memory.If the internal memory of needs access is not the internal memory on this main frame, then the first main frame is used for the memory access request of virtual machine to send to the first buffer consistency processor.Also can process as follows, after the memory access request of the virtual machine manager acquisition virtual machine of the first main frame, not judge, directly by PCIE port, the memory access request of virtual machine is sent to the first buffer consistency processor.
If when the internal memory processing command that the first buffer consistency processor receives is the memory access request of virtual machine on main frame, first buffer consistency processor is used for carrying out buffer consistency process, the internal memory that the memory address information in access memory request of access is corresponding.Internal memory corresponding to memory address information herein refers to the internal memory on the main frame at the memory source place that the memory address information in internal memory process request is corresponding.Concrete, internal memory corresponding to the memory address information of if desired accessing is the internal memory on the first main frame, first buffer consistency processor carries out buffer consistency process, internal memory on first main frame is conducted interviews: if memory access request writes internal memory instruction, content is write the internal memory of the first main frame by the first buffer consistency processor, can notify that content to be write the internal memory of the machine by the Hypervisor of the first main frame by the first buffer consistency processor, or directly content is write the internal memory of the first main frame by the first buffer consistency processor, and further, first buffer consistency processor can refresh corresponding Cache status information of having carried out the memory block of the internal memory of write operation in local CC catalogue.If memory access request is rdma read instruction, first buffer consistency processor carries out internal memory reading according to the virtual machine manager of Cache state information notification first main frame of the memory block of correspondence memory in buffer consistency catalogue, and the information of reading is sent to by the virtual machine manager of the first main frame the virtual machine sending memory access request.The internal memory of if desired accessing is the internal memory on other main frames beyond the first main frame, then the first buffer consistency processor is by the internal memory on other main frames at internal memory place corresponding to the memory address information of exchange network access memory process request.Exchange network herein can be PCIE switch, Infiniband switch or Ethernet switch, the buffer consistency processor that first buffer consistency processor is connected by other main frames at the exchange network internal memory place corresponding with memory address information communicates, and realizes the access to the internal memory on other main frames at internal memory place corresponding to internal memory address information.If memory access request writes internal memory instruction, first buffer consistency processor is for refreshing corresponding Cache status information of having carried out the memory block of the internal memory of write operation in local CC catalogue, and notify the CC processor that other main frames at the internal memory place that memory address information is corresponding are corresponding, the buffer memory will the content of write being needed to write these other main frames by it, if memory access request is rdma read instruction, the the first buffer consistency processor sending memory access request notifies that the CC processor that other main frames at the internal memory place that memory address information is corresponding are corresponding carries out internal storage access, internal storage access result is received from the buffer consistency processor be connected with these other main frames, and send to the virtual machine manager of the first main frame sending memory access request, by virtual machine manager, the information of reading is given the virtual machine sending memory access request, wherein, internal storage access result is that the buffer consistency processor that other main frames are connected reads from internal memory according to the CC catalogue of memory access request and its this locality.In the embodiment of the present invention, the further ins and outs that CC processor carries out CC process follow the general CC processing protocol of industry, and this place repeats no more.Buffer consistency processor in the present embodiment, its concrete technology realizes can as the buffer consistency processor described in the embodiment of the present invention 5, embodiment 6, and this place repeats no more.
The computer system that the embodiment of the present invention provides, by the Hypervisor of main frame, internal memory processing command is sent to buffer consistency processor, buffer consistency process is carried out according to internal memory processing command by buffer consistency processor, avoid on main frame by software simulating be polymerized virtual in CC process and cause take more processor resource, cause the problem that system performance declines, thus can elevator system handling property, shorten memory access time.
Through the above description of the embodiments, those skilled in the art can be well understood to the present invention can use hardware implementing, or firmware realizes, or their array mode realizes.When implemented in software, above-mentioned functions can be stored in computer-readable medium or as the one or more instruction on computer-readable medium or code and transmit.Computer-readable medium comprises computer-readable storage medium and communication media, and wherein communication media comprises any medium being convenient to transmit computer program from a place to another place.Storage medium can be any usable medium that computing machine can access.Be not limited to as example: computer-readable medium can comprise RAM, ROM, EEPROM, CD-ROM or other optical disc storage, magnetic disk storage medium or other magnetic storage apparatus or can be used in carrying or storing the expectation with instruction or data structure form program code and can by any other medium of computer access.In addition.Any connection can be suitable become computer-readable medium.Such as, if software be use concentric cable, optical fiber cable, twisted-pair feeder, Digital Subscriber Line (DSL) or such as infrared ray, radio and microwave and so on wireless technology from website, server or other remote source, so the wireless technology of concentric cable, optical fiber cable, twisted-pair feeder, DSL or such as infrared ray, wireless and microwave and so on be included in affiliated medium fixing in.As used in the present invention, dish (Disk) and dish (disc) comprise compression laser disc (CD), laser dish, laser disc, Digital Versatile Disc (DVD), floppy disk and Blu-ray Disc, the usual magnetic of its mid-game copy data, what dish then carried out optics with laser copies data.Combination above also should be included within the protection domain of computer-readable medium.
In a word, the foregoing is only the preferred embodiment of technical solution of the present invention, be not intended to limit protection scope of the present invention.Within the spirit and principles in the present invention all, any amendment done, equivalent replacement, improvement etc., all should be included within protection scope of the present invention.

Claims (20)

1. be polymerized the method that virtual middle internal memory is shared, it is characterized in that, multiple buffer consistency processor is connected by exchange network communication, and each described buffer consistency processor correspondence connects a main frame, and described method comprises:
The internal memory processing command that the virtual machine manager that described buffer consistency processor receives described main frame sends;
If described internal memory processing command is buffer status lastest imformation, described buffer consistency processor upgrades according to the buffer consistency catalogue of described buffer status lastest imformation to this locality, and described buffer status lastest imformation comprises block address memory information and buffer status information;
Or if described internal memory processing command is the memory access request of the virtual machine on described main frame, described buffer consistency processor carries out buffer consistency process, the internal memory that the memory address information in described memory access request of accessing is corresponding.
2. method according to claim 1, is characterized in that, described buffer consistency processor upgrades according to the buffer consistency catalogue of described buffer status lastest imformation to this locality, is specially:
Described buffer consistency processor according to described block address memory information, the record of the memory block that block address memory information is corresponding described in the buffer consistency catalogue determining described this locality;
The buffer status information in the record of described memory block is upgraded according to the buffer status information in described buffer status lastest imformation;
According to the current copy information in the record of described memory block, determine other main frames of the copy preserving described memory block, the buffer consistency catalogue that the buffer consistency update processor that notice other main frames described are corresponding is local separately.
3. method according to claim 1, is characterized in that, described buffer consistency processor carries out buffer consistency process, the internal memory that the memory address information in described memory access request of accessing is corresponding, is specially:
If internal memory corresponding to described memory address information is the internal memory on described main frame, described buffer consistency processor carries out buffer consistency process, conducts interviews to the internal memory of described main frame;
Or, if internal memory corresponding to described memory address information is the internal memory on other main frames beyond described main frame, then described buffer consistency processor carries out buffer consistency process, by exchange network access described memory address information corresponding described in internal memory on other main frames.
4. method according to claim 3, is characterized in that, described buffer consistency processor by exchange network access described memory address information corresponding described in internal memory on other main frames, be specially:
The buffer consistency processor that described buffer consistency processor is connected with other main frames described by described exchange network communicates, the internal memory on other main frames described in memory address information described in the buffer consistency processor access connected by other main frames described is corresponding.
5. the method according to claim 3 or 4, is characterized in that, also comprises:
If described memory access request is rdma read instruction, internal storage access result is sent to the virtual machine manager of described main frame by described buffer consistency processor.
6. according to the arbitrary described method of claim 1 to 5, it is characterized in that, before the internal memory processing command of the virtual machine manager transmission of described buffer consistency processor Receiving Host, also comprise:
The virtual machine manager of described main frame obtains the described memory access request of described virtual machine;
According to the memory address information in described memory access request, the virtual machine manager of described main frame judges that described memory access request needs the internal memory of access to be whether internal memory on described main frame, if the internal memory on described main frame, then access the internal memory on described main frame according to described memory access request, and described buffer status lastest imformation is sent to described buffer consistency processor; Internal memory on described main frame, then send to described buffer consistency processor by described memory access request.
7. be polymerized the method that virtual middle internal memory is shared, it is characterized in that, multiple buffer consistency processor is connected by exchange network communication, and each described buffer consistency processor correspondence connects a main frame, and described method comprises:
The virtual machine manager of described main frame obtains the memory access request of described virtual machine;
According to the memory address information in described memory access request, the virtual machine manager of described main frame judges that described memory access request needs the internal memory of access to be whether internal memory on described main frame, if the internal memory on described main frame, then access the internal memory on described main frame according to described memory access request, and when described memory access request is internal memory write command, send buffer status lastest imformation to buffer consistency processor so that buffer status information corresponding to the memory block having carried out write operation in the buffer consistency catalogue of buffer consistency processor this locality described in described buffer consistency update processor, if described memory access request is for reading instruction, then described memory access request is sent to described buffer consistency processor, so that described buffer consistency processor carries out buffer consistency process and internal memory corresponding to the memory address information in described memory access request of accessing,
Or, described memory access request is sent to described buffer consistency processor by the virtual machine manager of described main frame, so that described buffer consistency processor carries out buffer consistency process and internal memory corresponding to the memory address information in described memory access request of accessing.
8. method according to claim 7, is characterized in that, if described memory access request is for reading instruction, the virtual machine manager of described main frame also comprises after described memory access request is sent to described buffer consistency processor:
The virtual machine manager of described main frame receives the internal storage access result that described buffer consistency processor returns.
9. a buffer consistency processor, is characterized in that, multiple described buffer consistency processor is connected by exchange network communication, and each described buffer consistency processor correspondence connects a main frame, and described buffer consistency processor comprises:
Input-output unit, the internal memory processing command that the virtual machine manager for Receiving Host sends;
Buffer consistency processing unit, if described internal memory processing command is buffer status lastest imformation, for according to described buffer status lastest imformation, send buffer consistency catalogue update instruction to directory management unit, wherein, described buffer status lastest imformation comprises block address memory information and buffer status information, or, described internal memory processing command is the memory access request of the virtual machine on described main frame, for carrying out buffer consistency process, the internal memory that the memory address information in described memory access request of accessing is corresponding;
Described directory management unit, for upgrading local buffer consistency catalogue according to described buffer consistency catalogue update instruction.
10. buffer consistency processor according to claim 9, is characterized in that: described directory management unit, for upgrading local buffer consistency catalogue according to described buffer consistency catalogue update instruction, is specially:
Described directory management unit, for according to described block address memory information, the record of the memory block that block address memory information is corresponding described in the buffer consistency catalogue determining described this locality, the buffer status information in the record of described memory block is upgraded according to the buffer status information in described buffer status lastest imformation, and according to the current copy information in the record of described memory block, determine other main frames of the copy preserving described memory block, the buffer consistency catalogue that the buffer consistency update processor that notice other main frames described are corresponding is local separately.
11. buffer consistency processors according to claim 9, is characterized in that, described buffer consistency processing unit, and for carrying out buffer consistency process, the internal memory that the memory address information in described memory access request of accessing is corresponding, is specially:
Described buffer consistency processing unit, if internal memory corresponding to described memory address information is the internal memory on described main frame, for carrying out buffer consistency process, the internal memory of described main frame is conducted interviews, if internal memory corresponding to described memory address information is the internal memory on other main frames beyond described main frame, then described buffer consistency processing unit is used for carrying out buffer consistency process, by network interface unit through exchange network access described memory address information corresponding described in internal memory on other main frames;
Then, described buffer consistency processor, also comprises:
Described network interface unit, for providing the communication between described buffer consistency processing unit and other buffer consistency processors, the information of described buffer consistency processing unit is sent to other buffer consistency processors described by described exchange network, the information of other buffer consistency processors described in receiving from described exchange network is passed to described buffer consistency processing unit.
12. buffer consistency processors according to claim 11, it is characterized in that, described buffer consistency processing unit is used for carrying out buffer consistency process, by network interface unit through exchange network access described memory address information corresponding described in internal memory on other main frames, be specially:
Described buffer consistency processing unit, for carrying out buffer consistency process, the buffer consistency processor that described in corresponding with described memory address information through described exchange network by described network interface unit, other main frames connect communicates, the internal memory on other main frames described in memory address information described in the buffer consistency processor access connected by other main frames described is corresponding.
13. buffer consistency processors according to claim 11 or 12, is characterized in that:
Described buffer consistency processing unit, also for, if described memory access request is rdma read instruction, internal storage access result is sent to the virtual machine manager of described main frame by described input-output unit.
14. according to claim 11 to 13 arbitrary described buffer consistency processors, and it is characterized in that, described buffer consistency processing unit comprises:
Pre-service submodule, for being connected with described input-output unit, local agent submodule, remote agent's submodule, for being responsible for the message transmission between described input-output unit and described local agent submodule, described remote agent's submodule;
Described local agent submodule, for the treatment of the memory access request to described main frame, carries out buffer consistency process, and sends described buffer consistency catalogue update instruction to described directory management unit;
Described remote agent's submodule, for the treatment of the memory access request to other main frames beyond described main frame, carries out buffer consistency process, by the internal memory of described network interface unit through described exchange network access other main frames described.
15. 1 kinds of computer systems, comprise: at least two main frames, at least two buffer consistency processors and an exchange network, wherein, each main frame in described at least two main frames is connected with a buffer consistency processor in described at least two buffer consistency processors respectively, and described at least two buffer consistency processors are connected by described exchange network communication;
The first main frame in described at least two main frames, for sending internal memory processing command to the first buffer consistency processor described in being connected at least two buffer consistency processors, described internal memory processing command is sent by the virtual machine manager of described main frame;
Described first buffer consistency processor, if described internal memory processing command is buffer status lastest imformation, for upgrading local buffer consistency catalogue according to described buffer status lastest imformation, described buffer status lastest imformation comprises block address memory information and buffer status information, or, described internal memory processing command is the memory access request of the virtual machine on described first main frame, for carrying out buffer consistency process, the internal memory that the memory address information in described memory access request of accessing is corresponding.
16. systems according to claim 15, is characterized in that, described first buffer consistency processor, for upgrading local buffer consistency catalogue according to described buffer status lastest imformation, are specially:
Described first buffer consistency processor, for according to described block address memory information, the record of the memory block that block address memory information is corresponding described in the buffer consistency catalogue determining described this locality, the buffer status information in the record of described memory block is upgraded according to the buffer status information in described buffer status lastest imformation, and according to the current copy information in the record of described memory block, other main frames beyond first main frame described in described at least two main frames determining the copy preserving described memory block, the buffer consistency catalogue that the buffer consistency update processor that notice other main frames described are corresponding is local separately.
17. systems according to claim 15, is characterized in that, described first buffer consistency processor, and for carrying out buffer consistency process, the internal memory that the memory address information in described memory access request of accessing is corresponding, is specially:
Described first buffer consistency processor, if internal memory corresponding to described memory address information is the internal memory on described first main frame, for carrying out buffer consistency process, the internal memory of described first main frame is conducted interviews, or, if internal memory corresponding to described memory address information is the internal memory on other main frames beyond the first main frame described in described at least two main frames, for carrying out buffer consistency process, by described exchange network access described memory address information corresponding described in internal memory on other main frames.
18. systems according to claim 17, is characterized in that, described first buffer consistency processor, for carrying out buffer consistency process, by described exchange network access described memory address information corresponding described in internal memory on other main frames, be specially:
Described first buffer consistency processor, for carrying out buffer consistency process, the buffer consistency processor that described in corresponding with described memory address information by described exchange network, other main frames connect communicates, the internal memory on other main frames described in memory address information described in the buffer consistency processor access connected by other main frames described is corresponding.
19. systems according to claim 17 or 18, is characterized in that:
Described first buffer consistency processor, if described memory access request is rdma read instruction, also for internal storage access result being sent to the virtual machine manager of described first main frame.
20., according to claim 15 to 19 arbitrary described systems, is characterized in that,
The virtual machine manager of described first main frame, also for obtaining the described memory access request of described virtual machine, judge that described memory access request needs the internal memory of access to be whether internal memory on described first main frame according to the memory address information in described memory access request, if the internal memory on described first main frame, then according to described memory access request, the internal memory on described first main frame is conducted interviews, and send described buffer status lastest imformation to described first buffer consistency processor; Internal memory on described first main frame, then send to described first buffer consistency processor by described memory access request.
CN201380001624.9A 2013-10-08 2013-10-08 A kind of realization is polymerized the shared method, apparatus and system of virtual middle internal memory Active CN103858111B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2013/084821 WO2015051488A1 (en) 2013-10-08 2013-10-08 Memory sharing method, device and system in aggregation virtualization

Publications (2)

Publication Number Publication Date
CN103858111A CN103858111A (en) 2014-06-11
CN103858111B true CN103858111B (en) 2016-03-09

Family

ID=50864334

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201380001624.9A Active CN103858111B (en) 2013-10-08 2013-10-08 A kind of realization is polymerized the shared method, apparatus and system of virtual middle internal memory

Country Status (2)

Country Link
CN (1) CN103858111B (en)
WO (1) WO2015051488A1 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104794099A (en) * 2015-04-28 2015-07-22 浪潮电子信息产业股份有限公司 Resource fusion method and system and far-end agent
GB2539382B (en) * 2015-06-01 2017-05-24 Advanced Risc Mach Ltd Cache coherency
CN107894914A (en) * 2016-09-30 2018-04-10 华为技术有限公司 Buffer consistency treating method and apparatus
CN108268384A (en) * 2016-12-30 2018-07-10 华为技术有限公司 Read the method and device of data
CN106843772A (en) * 2017-02-14 2017-06-13 郑州云海信息技术有限公司 A kind of system and method based on uniformity bus extension nonvolatile memory
CN107168810A (en) * 2017-05-10 2017-09-15 郑州云海信息技术有限公司 A kind of calculate node internal memory sharing system and reading and writing operation internal memory sharing method
CN112783667B (en) * 2020-12-10 2023-08-15 中国科学院深圳先进技术研究院 Memory sharing system and method based on virtual environment
CN115587051B (en) * 2022-10-28 2023-06-16 海光信息技术股份有限公司 Cache directory updating method, data processing method, related device and equipment

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101510144A (en) * 2009-03-24 2009-08-19 中国科学院计算技术研究所 Distributed cache system based on distributed virtual machine manager and working method thereof
CN101802790A (en) * 2007-09-21 2010-08-11 美普思科技公司 Support to a plurality of coherence domains
CN101207515B (en) * 2007-12-12 2011-11-30 中兴通讯股份有限公司 Processing method, implementation method and synchronization method of multi-machine sharing internal memory

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9069587B2 (en) * 2011-10-31 2015-06-30 Stec, Inc. System and method to cache hypervisor data
CN102521330A (en) * 2011-12-07 2012-06-27 华中科技大学 Mirror distributed storage method under desktop virtual environment

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101802790A (en) * 2007-09-21 2010-08-11 美普思科技公司 Support to a plurality of coherence domains
CN101207515B (en) * 2007-12-12 2011-11-30 中兴通讯股份有限公司 Processing method, implementation method and synchronization method of multi-machine sharing internal memory
CN101510144A (en) * 2009-03-24 2009-08-19 中国科学院计算技术研究所 Distributed cache system based on distributed virtual machine manager and working method thereof

Also Published As

Publication number Publication date
CN103858111A (en) 2014-06-11
WO2015051488A1 (en) 2015-04-16

Similar Documents

Publication Publication Date Title
CN103858111B (en) A kind of realization is polymerized the shared method, apparatus and system of virtual middle internal memory
JP6871957B2 (en) Emulated endpoint configuration
KR101993915B1 (en) Efficient live-transfer of remotely accessed data
CN102193824B (en) Virtual machine homogenizes to realize the migration across heterogeneous computers
US20140095769A1 (en) Flash memory dual in-line memory module management
US9213500B2 (en) Data processing method and device
CN108696461A (en) Shared memory for intelligent network interface card
US10248607B1 (en) Dynamic interface port assignment for communication transaction
US11403141B2 (en) Harvesting unused resources in a distributed computing system
CN104951239B (en) Cache driver, host bus adaptor and its method used
GB2536515A (en) Computer system, and a computer system control method
WO2023125524A1 (en) Data storage method and system, storage access configuration method and related device
CN110119304B (en) Interrupt processing method and device and server
CN107209725A (en) Method, processor and the computer of processing write requests
US11157191B2 (en) Intra-device notational data movement system
US11687443B2 (en) Tiered persistent memory allocation
WO2022271327A1 (en) Memory inclusivity management in computing systems
US10936219B2 (en) Controller-based inter-device notational data movement system
GB2502288A (en) Modifying the order of checking virtual machines for cached disc data
US11281612B2 (en) Switch-based inter-device notational data movement system
US20240070065A1 (en) Method to offload memory tiering from the cpu to the memory device
US20220317910A1 (en) Array-based copy mechanism for migration, replication, and backup
CN115811509A (en) Bus communication method and related equipment
TW202344971A (en) Systems and methods with integrated memory pooling and direct swap caching
CN112748857A (en) Method, electronic device and computer program product for storage management

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20211229

Address after: 450046 Floor 9, building 1, Zhengshang Boya Plaza, Longzihu wisdom Island, Zhengdong New Area, Zhengzhou City, Henan Province

Patentee after: Super fusion Digital Technology Co.,Ltd.

Address before: 518129 Bantian HUAWEI headquarters office building, Longgang District, Guangdong, Shenzhen

Patentee before: HUAWEI TECHNOLOGIES Co.,Ltd.