CN103856199A - Pulling up device for data bus - Google Patents

Pulling up device for data bus Download PDF

Info

Publication number
CN103856199A
CN103856199A CN201210494059.1A CN201210494059A CN103856199A CN 103856199 A CN103856199 A CN 103856199A CN 201210494059 A CN201210494059 A CN 201210494059A CN 103856199 A CN103856199 A CN 103856199A
Authority
CN
China
Prior art keywords
pull
current source
source circuit
bus
serial
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201210494059.1A
Other languages
Chinese (zh)
Other versions
CN103856199B (en
Inventor
邓洪波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Agix Optical Technology Co ltd
Original Assignee
Suzhou Industrial Park New Hongbo Communication Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Industrial Park New Hongbo Communication Technology Co Ltd filed Critical Suzhou Industrial Park New Hongbo Communication Technology Co Ltd
Priority to CN201210494059.1A priority Critical patent/CN103856199B/en
Publication of CN103856199A publication Critical patent/CN103856199A/en
Application granted granted Critical
Publication of CN103856199B publication Critical patent/CN103856199B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

This invention discloses a pulling up device for a data bus. The data bus comprises a serial data line SDA and a serial clock line SCL. The serial data line SDA and the serial clock line SCL are respectively connected to a pulling up current source circuit. Through adopting a current source circuit to replace a pulling up resistor in the prior art, the problem that maximum value of a low electric level of the I2C bus is increased because the pulling up resistor is reduced and that the communication speed and stability are affected.

Description

A kind of for the drawing upwardly device on data/address bus
Technical field
The present invention relates to serial communication bus field, especially relate to the locked technical field of a kind of automatic recovery bus.
Background technology
In some communication system of single-chip microcomputer as I2C/SMbus interface bus in, some needs external pull-up resistor (chip internal structure is for leaking level/open collector), taking I2C interface as example, I2C bus only need to be made up of two holding wires, one is serial data line SDA, and another root is serial time clock line SCL.In system, the typical connection of I2C bus, need to be altogether while noting connecting as shown in Fig. 1.Its SDA of device and the SCL pin generally with I2C bus are all open-drain (or open collector) export structures.Therefore when reality is used, SDA and SCL holding wire all must add and draw resistance R p(Pull-Up Resistor).The general value 3~10K of pull-up resistor Ω.
Adopt the benefit of Floating drain to be: in the time that bus is idle, SDA and SCL two signal line all keep high level, can current sinking; Electric compatibility is good.Pull-up resistor connect 5V power supply just can with 5V logical device interface, pull-up resistor connect 3V power supply again can with 3V logical device interface; Because be Floating drain, so between the SDA and SDA of different components, can directly be connected between SCL and SCL, do not need extra change-over circuit.
The rising time of the code requirement SDA/SCL of I2C bus is less than 1000us, and trailing edge is 300us.Meanwhile, in I2C bus request bus, total equivalent capacity is added up and is less than 400pf.Owing to being subject to, bus is spuious, the impact of distributed capacitance, inductance, and communication distance is longer, and device is more, and rising time is longer, and traffic rate/communication stability can decline, and the probability of make mistakes/packet loss can rise.
If reduce the resistance of pull-up resistor, low level maximum can become greatly, becomes implacable contradiction, especially in fast mode or plug-in interface protective circuit, manages with series resistance and TVS.
The rise time of I2C bus determines by pull-up resistor Rp, terminating resistor Rs, capacitive load Cb etc. are common, and while determining in the I2C bus rise time, the correlation of pull-up resistor Rp, terminating resistor Rs, capacitive load Cb as shown in Figure 2.
As shown in Figure 2, the rise time of I2C bus is mainly determined by honoured load and pull-up resistor, in the time that terminating resistor is certain numerical value, IC bus rise time tr is approximate to be directly proportional to the achievement of upper resistance and capacitive load, in the time that the I2C bus rise time remains unchanged, if the capacitive load of I2C bus increases, for ensureing the rise time inconvenience of I2C bus, need to reduce the numerical value of pull-up resistor.
Summary of the invention
In order to solve the problems of the technologies described above, the invention discloses for the drawing upwardly device on data/address bus.
Of the present invention a kind of for the drawing upwardly device on data/address bus, described data/address bus comprises a serial data line SDA, and a serial time clock line SCL, and described serial data line SDA is connected respectively a pull-up current source circuit with serial time clock line SCL.
Further, described pull-up current source circuit comprises at least two transistors.The first transistor is connected with serial data line SDA, and transistor seconds is connected with serial time clock line SCL.
Further, two described transistors are PNP transistor.
Further, described pull-up current source circuit also comprises two NPN transistor.
Further, described pull-up current source circuit also comprises a resistance, and described resistance is connected with a NPN transistor, can regulate the current value of described pull-up current source circuit.
Further, on described data/address bus, total equivalent capacity is less than 400pf.
Further, in described pull-up current source circuit, flowing through each transistorized electric current equates.
The invention has the advantages that: the invention provides a kind of for the drawing upwardly device on data/address bus, described data/address bus comprises a serial data line SDA, with a serial time clock line SCL, described serial data line SDA is connected respectively a pull-up current source circuit with serial time clock line SCL.By adopting current source circuit to replace pull-up resistor of the prior art, thoroughly solve because pull-up resistor reduces, the low level maximum of the I2C bus causing becomes large, thereby affects traffic rate and communication stability.
Brief description of the drawings
In order to be illustrated more clearly in the embodiment of the present invention or technical scheme of the prior art, to the accompanying drawing of required use in embodiment or description of the Prior Art be briefly described below, apparently, accompanying drawing relevant of the present invention in the following describes is only some embodiments of the present invention, for those of ordinary skill in the art, do not paying under the prerequisite of creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is the connecting circuit figure of pull-up resistor and I2C bus in prior art;
Fig. 2 is pull-up resistor in prior art, capacitive load and the graph of a relation of I2C bus rise time;
Fig. 3 is the annexation figure of pull-up current source circuit of the present invention and I2C bus.
Embodiment
The invention provides a kind of for the drawing upwardly device on data/address bus, as shown in Figure 1, the connecting circuit figure of prior art pull-up resistor and I2C bus, serial data line SDA is connected respectively a pull- up resistor 11 and 12 with serial time clock line SCL, and the Standard resistance range of pull- up resistor 11 and 12 is 3 K Ω~10K Ω.I2C bus connects a total equipment 10, for the traffic control of responsible whole I2C bus communication, initiates various communications commands, also comprises that at least one,, from equipment 20, for accepting the order of main equipment 10, processes accordingly on I2C bus node.
Because the rise time of the code requirement SDA/SCL of I2C bus is less than 1000us, trailing edge is 300us.In I2C bus request bus, total equivalent capacity is added up and is less than 400pf.Due to be subject to bus spuious/impact of distributed capacitance/inductance, communication distance is longer, device is more, rising time is longer, traffic rate/communication stability can decline, the probability of make mistakes/packet loss can rise.If reduce the resistance of pull-up resistor, low level maximum can become greatly, becomes implacable contradiction, especially in fast mode or plug-in interface protective circuit, manages with series resistance and TVS.
The present embodiment adopts a current source circuit to substitute pull-up resistor of the prior art.Fig. 3 illustrates the annexation figure of pull-up current source circuit of the present invention and I2C bus, of the present invention a kind of for the drawing upwardly device on data/address bus, described data/address bus comprises a serial data line SDA, with a serial time clock line SCL, described serial data line SDA is connected respectively a pull-up current source circuit with serial time clock line SCL.
Described pull-up current source circuit comprises at least two transistors.Current source circuit shown in Fig. 3 comprises 5 transistors, and wherein transistor 221, transistor 222 are PNP transistor, and transistor 221 is connected with serial data line SDA, and transistor 222 is connected with serial time clock line SCL.Described pull-up current source circuit also comprises two NPN transistor 224 and transistor 225, and wherein transistor 224 connects a resistance 226, can regulate the current value of described pull-up current source circuit.Transistor 225 connects a PNP transistor, for described pull-up current source circuit is regulated.Equivalent capacity total on data/address bus of the present invention is less than 400pf, meets the requirement of I2C bus.In described pull-up current source circuit, flowing through each transistorized electric current equates.
The invention has the advantages that: the invention provides a kind of for the drawing upwardly device on data/address bus, described data/address bus comprises a serial data line SDA, with a serial time clock line SCL, described serial data line SDA is connected respectively a pull-up current source circuit with serial time clock line SCL.By adopting current source circuit to replace pull-up resistor of the prior art, thoroughly solve because pull-up resistor reduces, the low level maximum of the I2C bus causing becomes large, thereby affects traffic rate and communication stability.
Be to be understood that, although this specification is described according to execution mode, but be not that each execution mode only comprises an independently technical scheme, this narrating mode of specification is only for clarity sake, those skilled in the art should make specification as a whole, technical scheme in each execution mode also can, through appropriately combined, form other execution modes that it will be appreciated by those skilled in the art that.
Listed a series of detailed description is above only illustrating for feasibility execution mode of the present invention; they are not in order to limit the scope of the invention, all do not depart from the equivalent execution mode that skill spirit of the present invention does or change and all should be included in protection scope of the present invention within.

Claims (7)

1. for the drawing upwardly device on data/address bus, described data/address bus comprises a serial data line SDA, and a serial time clock line SCL, it is characterized in that: described serial data line SDA is connected a pull-up current source circuit with serial time clock line SCL.
2. drawing upwardly device according to claim 1, is characterized in that: described pull-up current source circuit comprises at least two transistors, and the first transistor is connected with serial data line SDA, and transistor seconds is connected with serial time clock line SCL.
3. drawing upwardly device according to claim 2, is characterized in that: two described transistors are PNP transistor.
4. drawing upwardly device according to claim 2, is characterized in that: described pull-up current source circuit also comprises two NPN transistor.
5. drawing upwardly device according to claim 2, is characterized in that: described pull-up current source circuit also comprises a resistance, and described resistance is connected with a NPN transistor, can regulate the current value of described pull-up current source circuit.
6. according to the drawing upwardly device described in arbitrary claim in claim 1-5, it is characterized in that: equivalent capacity total on described data/address bus is less than 400pf.
7. according to the drawing upwardly device described in arbitrary claim in claim 1-5, it is characterized in that: in described pull-up current source circuit, flow through each transistorized electric current and equate.
CN201210494059.1A 2012-11-28 2012-11-28 Pulling up device for data bus Expired - Fee Related CN103856199B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210494059.1A CN103856199B (en) 2012-11-28 2012-11-28 Pulling up device for data bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210494059.1A CN103856199B (en) 2012-11-28 2012-11-28 Pulling up device for data bus

Publications (2)

Publication Number Publication Date
CN103856199A true CN103856199A (en) 2014-06-11
CN103856199B CN103856199B (en) 2017-02-08

Family

ID=50863466

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210494059.1A Expired - Fee Related CN103856199B (en) 2012-11-28 2012-11-28 Pulling up device for data bus

Country Status (1)

Country Link
CN (1) CN103856199B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107562671A (en) * 2017-08-02 2018-01-09 广东美的制冷设备有限公司 Communication bus power supply circuit
CN110912791A (en) * 2019-11-07 2020-03-24 苏州浪潮智能科技有限公司 System management bus link and pull-up resistance determination method, device and equipment thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1220795A (en) * 1997-01-30 1999-06-23 皇家菲利浦电子有限公司 Communications bus using different transmission rates
CN101150476A (en) * 2007-10-23 2008-03-26 中兴通讯股份有限公司 Bus realization method for point-to-point communication
CN101330580A (en) * 2007-06-18 2008-12-24 康佳集团股份有限公司 Flat television
US7514962B2 (en) * 2006-04-28 2009-04-07 Stmicroelectronics Pvt. Ltd. Configurable I2C interface
CN101432705A (en) * 2006-04-24 2009-05-13 爱特梅尔公司 High speed dual- wire communications device requiring no passive pullup components
CN101599055A (en) * 2009-07-24 2009-12-09 原亮 Built-in isomerization CPU array system based on mutual pass bus

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1220795A (en) * 1997-01-30 1999-06-23 皇家菲利浦电子有限公司 Communications bus using different transmission rates
CN101432705A (en) * 2006-04-24 2009-05-13 爱特梅尔公司 High speed dual- wire communications device requiring no passive pullup components
US7514962B2 (en) * 2006-04-28 2009-04-07 Stmicroelectronics Pvt. Ltd. Configurable I2C interface
CN101330580A (en) * 2007-06-18 2008-12-24 康佳集团股份有限公司 Flat television
CN101150476A (en) * 2007-10-23 2008-03-26 中兴通讯股份有限公司 Bus realization method for point-to-point communication
CN101599055A (en) * 2009-07-24 2009-12-09 原亮 Built-in isomerization CPU array system based on mutual pass bus

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107562671A (en) * 2017-08-02 2018-01-09 广东美的制冷设备有限公司 Communication bus power supply circuit
CN107562671B (en) * 2017-08-02 2020-09-11 广东美的制冷设备有限公司 Communication bus power supply circuit
CN110912791A (en) * 2019-11-07 2020-03-24 苏州浪潮智能科技有限公司 System management bus link and pull-up resistance determination method, device and equipment thereof
CN110912791B (en) * 2019-11-07 2021-06-29 苏州浪潮智能科技有限公司 System management bus link and pull-up resistance determination method, device and equipment thereof

Also Published As

Publication number Publication date
CN103856199B (en) 2017-02-08

Similar Documents

Publication Publication Date Title
CN101656416B (en) Clamp circuit for clamping inrush voltage induced by hot plugging and related chip
CN104809088A (en) Connection device, control chip and control method
US20130162298A1 (en) Identifying circuit
CN103856199A (en) Pulling up device for data bus
CN103219042B (en) Circuit and the memory circuitry of burning program is realized by USB interface
CN102404679B (en) Headset detection circuit and electronic equipment
CN104111903A (en) Driver and memory controller having the same
US20150188535A1 (en) Control circuit for management engine interface
US20140375143A1 (en) Power control device
CN101336514B (en) Communication circuit capable of signal voltage selection
CN107562671B (en) Communication bus power supply circuit
CN203554408U (en) Driving circuit with BOOT pin functioning as IO port
CN205608716U (en) Multiunit optical module communication interface switching circuit
CN209543335U (en) A kind of circuit of the address HRP-configured slave device I2C
CN204440388U (en) A kind of easy data transmission circuit
CN202977969U (en) Efficient protection circuit of laser coupling power source
US20200194844A1 (en) Daisy-chain battery cells system with differential communication interfaces
CN217113272U (en) USB OTG interface circuit
CN104900264A (en) System and method for preventing data damage during startup and shutdown of SPI FLASH
CN203761352U (en) Comparator output structure
CN204652542U (en) A kind of usb expansion circuit based on MTK platform
KR20080015393A (en) Configurable data port for i2c or single-wire broadcast interface
CN201562959U (en) Vehicle switch input voltage limiting protection circuit
CN103970074A (en) Electronic device
CN102751976A (en) Electric leakage prevention and electric level compatible circuit based on I2C (Intel-Integrated Circuit) bus

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: 215126 Suzhou City Industrial Park, Suzhou, Su Sheng Tung Road, Hong Kong Street, No. 88

Applicant after: SUZHOU NEWHONGBO INTELLIGENT TECHNOLOGY Co.,Ltd.

Address before: 215126 Suzhou City Industrial Park, Suzhou, Su Sheng Tung Road, Hong Kong Street, No. 88

Applicant before: Suzhou Nhb Smart Science Technology Co.,Ltd.

COR Change of bibliographic data
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20190430

Address after: 215000 Fumin Phase III Factory Building, 818 Wusong Road, Guoxiang Street, Wuzhong Economic Development Zone, Suzhou City, Jiangsu Province

Patentee after: SUZHOU AGIX OPTICAL TECHNOLOGY CO.,LTD.

Address before: 215126 No. 88 Shenggang Street, East Susheng Road, Suzhou Industrial Park, Suzhou City, Jiangsu Province

Patentee before: SUZHOU NEWHONGBO INTELLIGENT TECHNOLOGY Co.,Ltd.

TR01 Transfer of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20170208

Termination date: 20211128

CF01 Termination of patent right due to non-payment of annual fee