CN103529727B - A kind of multi-channel data buffer interface chip with non-volatile latch function - Google Patents

A kind of multi-channel data buffer interface chip with non-volatile latch function Download PDF

Info

Publication number
CN103529727B
CN103529727B CN201310426698.9A CN201310426698A CN103529727B CN 103529727 B CN103529727 B CN 103529727B CN 201310426698 A CN201310426698 A CN 201310426698A CN 103529727 B CN103529727 B CN 103529727B
Authority
CN
China
Prior art keywords
storage unit
magnetic
magnetic susceptibility
data
interface chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201310426698.9A
Other languages
Chinese (zh)
Other versions
CN103529727A (en
Inventor
钱正洪
白茹
朱华辰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan Jiachen Electronic Technology Co ltd
Original Assignee
Hangzhou Dianzi University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Dianzi University filed Critical Hangzhou Dianzi University
Priority to CN201310426698.9A priority Critical patent/CN103529727B/en
Publication of CN103529727A publication Critical patent/CN103529727A/en
Application granted granted Critical
Publication of CN103529727B publication Critical patent/CN103529727B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The present invention relates to a kind of multi-channel data buffer interface chip with non-volatile latch function.Current chip will lose the information that stores when power down, be unfavorable for the recovery of system after power down, also may cause the mistake of system.Each data channel in the present invention latches isolation coupling unit by signal input part, non-volatile magnetic and triple gate data output end forms, wherein non-volatile magnetic latch isolation coupling unit comprises field signal generation circuit and magnetic susceptibility storage unit, and field signal generation circuit and magnetic susceptibility storage unit are by dielectric spacer layer electrical isolation.The present invention not only has little, the fireballing characteristic of volume, and has non-volatile latch function and data isolation coupling function concurrently.

Description

A kind of multi-channel data buffer interface chip with non-volatile latch function
Technical field
The invention belongs to data buffering interface chip technical field, relate to a kind of multi-channel data signaling interface chip with non-volatile latch function.
Background technology
Hyperchannel three-state data buffer interface chip can be widely used in the fields such as computer network interface, data transmission, telecommunications, sensor, instrument, mobile electron and Medical Devices.8 three-state data buffer interface chips (TI Products) of typical band latch function as shown in Figure 1.When LE is in high level, the output state of latch will follow the input of signal.When LE is in low level, latch by input data state latch and export.OE is for controlling 8 triple gates, and when OE is high level, triple gate is high-impedance state, and when OE is low level, triple gate is conducting state.
But such chip in use deposits defect both ways: 1) will the information that stores be lost when power down, be unfavorable for the recovery of system after power down, also may cause the mistake of system; 2) between the input and output of signal, do not carry out electrical isolation, the ground circuit electric current that the potential difference of input equipment and output device causes and association noise likely cause data transmission fault.
Summary of the invention
The present invention is directed to the deficiencies in the prior art, provide a kind of multi-channel data buffer interface chip with non-volatile latch function.
The technical scheme that technical solution problem of the present invention is taked is:
Each data channel latches isolation coupling unit by signal input part, non-volatile magnetic and triple gate data output end forms, wherein non-volatile magnetic latch isolation coupling unit comprises field signal generation circuit and magnetic susceptibility storage unit, and field signal generation circuit and magnetic susceptibility storage unit are by dielectric spacer layer electrical isolation.
Described magnetic susceptibility storage unit and signal input part carry out data transmission by field signal.
The data that described magnetic susceptibility storage unit stores change along with the change of input signal, when outside power down, and data when magnetic susceptibility storage unit will latch power down and not losing.
The status data (" 0 " or " 1 ") of described magnetic susceptibility storage unit, is output when signal output enable end is in effective status.
Described interface chip has Nonvolatile data and latches and signal isolation coupling dual-use function.
Described magnetic susceptibility storage unit can be the resistance made based on anisotropic magnetoresistive, giant magnetoresistance, magnetic tunnel-junction material or the electric bridge be made up of its resistance.
Multi-channel data signaling interface chip of the present invention, data channel number can be individual data passage, also can be multiple data channel (as 4 passages, 8 passages, 16 passages etc.).
Involved in the present invention has the non-volatile multi-channel data buffer interface chip latching storage isolation coupling function, overcome the deficiency of existing hyperchannel three-state data buffer interface chip, not only there is little, the fireballing characteristic of volume, and have non-volatile latch function and data isolation coupling function concurrently, and anti-radiation requirement in national defense industry.
Accompanying drawing explanation
Fig. 1 is 8 three-state data buffer interface chip schematic diagram of band latch function;
Fig. 2 has the multi-channel data buffer interface chip schematic diagram that non-volatile magnetic latches isolation coupling function;
Fig. 3 is the basic functional block diagram that isolation coupling unit deposited by magnetic padlock;
Fig. 4 is magnetic susceptibility storage unit: a) low resistance state, b) magnetic storage characteristic, c) high-impedance state.
Embodiment
Below in conjunction with accompanying drawing, the invention will be further described.
Principle schematic as shown in Figure 2 for multi-channel data signaling interface chip (for 8 passages) of the present invention.Each data channel latches isolation coupling unit by signal input part, non-volatile magnetic, triple gate data output end forms, wherein non-volatile magnetic latch isolation coupling unit by field signal produce circuit and and field signal to produce between circuit form by the magnetic susceptibility unit of insulating medium electrical isolation, insulating medium can be vacuum, insulating gas, also can be inorganic insulating material, also can be organic insulation.
The effect that non-volatile magnetic latches isolation coupling unit carries out isolation coupling and latches data to input data signal.When LE is in low level, non-volatile magnetic latches isolation coupling unit by the state latch of input data and exports.OE is for controlling 8 triple gates, and when OE is high level, triple gate is in high-impedance state, and when OE is low level, triple gate is in conducting state, and the data of latch units will externally export.
The basic function of non-volatile magnetic store isolated coupling unit as shown in Figure 3.First data-signal is converted to current signal by V/I conversion circuit, and drive coil produces signal magnetic field; The direction in the signal magnetic field produced determines the state of magnetic cell; Information in storage unit is read by subsequent conditioning circuit, processes and export
A key of the multiple tracks data isolation coupling interface chip development with non-volatile latch function of the present invention be design and preparation based on magnetic susceptibility storage unit, this needs to consider the size effect of magnetic susceptibility storage unit, memory mechanism, stability and " reading " " write " method.Magnetic susceptible material is after being etched to the micron dimension even resistive memory cell of sub-micrometer scale, and due to size effect, its performance and the nano film material do not etched have a great difference.Described magnetic susceptibility storage unit can be the resistance made based on anisotropic magnetoresistive, giant magnetoresistance, magnetic tunnel-junction material or the electric bridge be made up of its resistance.For giant magnetoresistance (GMR) or magnetic tunnel-junction (MTJ) storage unit, as shown in Figure 4, the direction of magnetization of nailed layer is by being fixed on long axis direction (x-axis direction) with the exchange-coupling interaction of Antiferromagnetic pinning layer for its resistance unit principle of work.And the direction of magnetization of free layer is not fixed, can with under the signal magnetic fields of different directions at the forward of long axis direction and be reversed magnetization reversal.The resistance of resistance switches between high-impedance state and low resistance state with the upset of free layer direction of magnetization, thus realizes " 0 " of storage unit and one state switches.

Claims (4)

1. one kind has the multi-channel data buffer interface chip of non-volatile latch function, it is characterized in that: each data channel latches isolation coupling unit by signal input part, non-volatile magnetic and triple gate data output end forms, wherein non-volatile magnetic latch isolation coupling unit comprises field signal generation circuit and magnetic susceptibility storage unit, and field signal generation circuit and magnetic susceptibility storage unit are by dielectric spacer layer electrical isolation;
Described magnetic susceptibility storage unit and signal input part carry out Signal transmissions by magnetic field;
The data that described magnetic susceptibility storage unit stores change along with the change of input signal, when outside power down, and data when magnetic susceptibility storage unit will latch power down and not losing;
The status data of described magnetic susceptibility storage unit is output when signal output enable end is in effective status;
This interface chip has Nonvolatile data and latches and signal isolation coupling dual-use function.
2. multi-channel data buffer interface chip according to claim 1, is characterized in that: magnetic susceptibility storage unit is the resistance made based on anisotropic magneto-resistive material or the electric bridge be made up of resistance.
3. multi-channel data buffer interface chip according to claim 1, is characterized in that: magnetic susceptibility storage unit is the resistance made based on giant magnetic resistor material or the electric bridge be made up of resistance.
4. multi-channel data buffer interface chip according to claim 1, is characterized in that: magnetic susceptibility storage unit is the resistance made based on magnetic tunnel-junction material or the electric bridge be made up of resistance.
CN201310426698.9A 2013-09-17 2013-09-17 A kind of multi-channel data buffer interface chip with non-volatile latch function Active CN103529727B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310426698.9A CN103529727B (en) 2013-09-17 2013-09-17 A kind of multi-channel data buffer interface chip with non-volatile latch function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310426698.9A CN103529727B (en) 2013-09-17 2013-09-17 A kind of multi-channel data buffer interface chip with non-volatile latch function

Publications (2)

Publication Number Publication Date
CN103529727A CN103529727A (en) 2014-01-22
CN103529727B true CN103529727B (en) 2016-04-06

Family

ID=49931821

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310426698.9A Active CN103529727B (en) 2013-09-17 2013-09-17 A kind of multi-channel data buffer interface chip with non-volatile latch function

Country Status (1)

Country Link
CN (1) CN103529727B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113422601B (en) * 2021-08-23 2021-11-16 上海灵动微电子股份有限公司 Voltage conversion high-level isolation unit based on magnetic tunnel junction

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1244017A (en) * 1998-08-05 2000-02-09 国际商业机器公司 Non-volatile magnetic memory unit and component
CN102227777A (en) * 2008-12-04 2011-10-26 高通股份有限公司 Non-volatile state retention latches

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3711459B2 (en) * 2002-06-05 2005-11-02 松下電器産業株式会社 Driving method of nonvolatile memory circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1244017A (en) * 1998-08-05 2000-02-09 国际商业机器公司 Non-volatile magnetic memory unit and component
CN102227777A (en) * 2008-12-04 2011-10-26 高通股份有限公司 Non-volatile state retention latches

Also Published As

Publication number Publication date
CN103529727A (en) 2014-01-22

Similar Documents

Publication Publication Date Title
CN102473450B (en) Magnetic stack having reference layers with orthogonal magnetization orientation directions
CN104157297B (en) On-chip information transmission device based on magnetic skyrmion
CN102224546B (en) Stram with compensation element
CN1307643C (en) Reading method for magnet resistance device with soft reference layer
CN102044255B (en) Magneto-resistive devices, information storage devices including the same and methods of operating information storage devices
CN104134748B (en) Information sensing and storing device and fabrication method thereof
CN101060011B (en) Data writing method
US7852663B2 (en) Nonvolatile programmable logic gates and adders
KR20120059433A (en) Magnetic element with improved stability
CN103392245A (en) Writeable magnetic element
US20180254836A1 (en) Optical interconnect in spin-based computation and communication systems
CN105390609A (en) MRAM (Magnetic Random Access Memory) assisted by spin Hall effect
CN104241286A (en) Storage element, storage device, method of manufacturing storage element and magnetic head
TWI569484B (en) Magnetic tunnel junction with superlattice barriers and device comprising a magnetic tunnel junction with superlattice barriers
US20090290408A1 (en) Reconfigurable magnetic logic device using spin torque
CN105449097A (en) Double-magnetism barrier tunnel junction and self-rotating electronic device comprising the same
CN105449096A (en) Magnetic thin film structure, manufacturing and usage methods thereof, magnetic sensitive sensing unit and array
CN105426157A (en) Spin Hall effect based random code generator
CN108123028A (en) Giant magnetoresistance device, magneton field-effect transistor and magneton tunnel knot
US10497416B2 (en) Single nanomagnet memory device for magnetic random access memory applications
KR20130015927A (en) Magnetic resistance memory apparatus having multi level and method of manufacturing the same
CN103529727B (en) A kind of multi-channel data buffer interface chip with non-volatile latch function
CN102520377B (en) Enhanced semiconductor-metal composite structure magnetic field sensor and preparation method thereof
CN110366756A (en) Magnetic memory, semiconductor device, electronic equipment and the method for reading magnetic memory
CN203616599U (en) Multichannel data buffer interface chip with nonvolatile latch function

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20170308

Address after: 314400 Haining high tech Industrial Park, Zhejiang Province, No. three weft Road, room 11, No. 408

Patentee after: HAINING JIACHEN AUTOMOBILE ELECTRONIC TECHNOLOGY Co.,Ltd.

Address before: Hangzhou City, Zhejiang province 310018 Xiasha Higher Education Park No. 2 street

Patentee before: HANGZHOU DIANZI University

PE01 Entry into force of the registration of the contract for pledge of patent right

Denomination of invention: A multi channel data buffer interface chip with nonvolatile latch function

Effective date of registration: 20210629

Granted publication date: 20160406

Pledgee: Industrial Bank Limited by Share Ltd. Wuhan branch

Pledgor: HAINING JIACHEN AUTOMOBILE ELECTRONIC TECHNOLOGY Co.,Ltd.

Registration number: Y2021420000055

PE01 Entry into force of the registration of the contract for pledge of patent right
CP03 Change of name, title or address

Address after: 430000 South Zone 1, floor 1, auxiliary workshop, plot 2mA, Wuhan Economic and Technological Development Zone, Wuhan City, Hubei Province

Patentee after: Wuhan Jiachen Electronic Technology Co.,Ltd.

Address before: 314400 Room 408, No. 11, Weisan Road, Haining high tech Industrial Park, Jiaxing City, Zhejiang Province

Patentee before: HAINING JIACHEN AUTOMOBILE ELECTRONIC TECHNOLOGY Co.,Ltd.

CP03 Change of name, title or address
PC01 Cancellation of the registration of the contract for pledge of patent right

Date of cancellation: 20230804

Granted publication date: 20160406

Pledgee: Industrial Bank Limited by Share Ltd. Wuhan branch

Pledgor: HAINING JIACHEN AUTOMOBILE ELECTRONIC TECHNOLOGY Co.,Ltd.

Registration number: Y2021420000055

PC01 Cancellation of the registration of the contract for pledge of patent right