CN103425553B - Duplicated hot-standby system and method for detecting faults of duplicated hot-standby system - Google Patents
Duplicated hot-standby system and method for detecting faults of duplicated hot-standby system Download PDFInfo
- Publication number
- CN103425553B CN103425553B CN201310403241.6A CN201310403241A CN103425553B CN 103425553 B CN103425553 B CN 103425553B CN 201310403241 A CN201310403241 A CN 201310403241A CN 103425553 B CN103425553 B CN 103425553B
- Authority
- CN
- China
- Prior art keywords
- dsp
- main frame
- backup machine
- machine
- backup
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The invention discloses a duplicated hot-standby system and a method for detecting faults of the duplicated hot-standby system and belongs to the field of automatic control. According to the system and the method, the problem that the types of the faults of the system cannot be judged when an existing duplicated hot-standby system is broken down is solved. The duplicated hot-standby system comprises a DSP host computer, a DSP standby machine and a power source control panel and further comprises a reused GPIO port, a first clock synchronous module, a second clock synchronous module and a third switching SW. The method comprises the steps that synchronous clock fault detection is conducted on the system; detection is conduced by the DSP host computer 1, a synchronous clock serves as an external interrupt source of the DSP host computer 1 and the DSP standby machine 2; whether an interrupt signal enters the synchronous clock or not is expressed through the arrangement of the signing amount in the DSP host computer; synchronous clock fault detection is achieved through detection of the signing amount. The system can further conduct storage fault detection, procedural fault detection, serial port fault detection, A/D and D/A self-detection of the DSP host computer and the DSP standby machine. The system and the method are used in a data processing system.
Description
Technical field
The present invention relates to a kind of fault detection method realizing Dual-Computer Hot-Standby System and this system, relate in particular to the automation field based on DSP.
Background technology
The data handling system of mission critical is performed for some, requires that it can long-time steady operation, namely possess the ability not stopping and run.The temporary transient shutdown of this type systematic all can cause the loss of data and catastrophic consequence.Adopt at present extensively standby usage system by the parts of redundancy and special software, can when there is Single Point of Faliure in triangular web degraded running, substantially increase the availability of system.
DSP and Digital Signal Processing, dsp chip, also claims digital signal processor, is a kind of microprocessor with special construction.The Harvard structure that the inside employing program of dsp chip and data are separated, has special hardware multiplier, extensively adopts stream line operation, provide special DSP instruction, can be used for realizing various digital signal processing algorithm fast.
Set up standby usage system and have multiple technologies scheme.Unit backup, dual-host backup and offsite active standby backup is had from the scale of backup.From the degree of readiness of back-up system, there are cold standby, warm spare and Hot Spare.From the working method of system, mainly contain master-slave mode and two-shipper duplex mode.Wherein, most widely used is at present dual-machine hot backup system.
Dual-machine hot backup system adopts " heartbeat " method to ensure contacting of main system and back-up system.So-called " heartbeat ", refers between master slave system and mutually sends communication signal according to certain time interval, show the running status that respective system is current.Once " heartbeat " signal stops showing that host computer system breaks down, or back-up system cannot receive " heartbeat " signal of host computer system, then the main control module of the high availability management software of system namely this system thinks that host computer system breaks down, main frame quits work, and system resource is transferred in back-up system, alternative main frame plays a role by back-up system, uninterrupted to ensure that system service runs.And once " heartbeat " section failure, it is the fault of " heartbeat " line that the main control module of system is difficult to distinguish, or the fault of other parts of system, often need manual intervention just can deal with problems, application also will be affected.
Summary of the invention
The present invention seeks in order to solve existing dual-machine hot backup system break down time, cannot the problem of type of decision-making system fault, provide the fault detection method of a kind of dual-machine hot backup system and this system.
A kind of dual-machine hot backup system of the present invention, it comprises DSP main frame, DSP backup machine and power board, and the power supply output terminal of described power board connects the power input of DSP main frame and DSP backup machine respectively; Described DSP main frame, communication between DSP backup machine and power board are SPI serial communication, and between DSP main frame and power board, be provided with No. two selector switch SW; A selector switch SW is provided with between DSP backup machine and power board;
It also comprises multiplexing GPIO port, clock synchronization module, No. two clock synchronization modules and No. three selector switch SW;
The heartbeat detection signal output part of described DSP main frame is connected with the heartbeat detection signal input part of DSP backup machine by multiplexing GPIO port;
The clock signal output terminal of described DSP main frame connects first signal input part of No. three selector switch SW, and first signal output part of described No. three selector switch SW connects a clock signal input terminal of a clock synchronization module;
The secondary signal output terminal of described No. three selector switch SW connects No. two clock signal input terminals of No. two clock synchronization modules;
The clock signal output terminal of described DSP backup machine connects the secondary signal input end of No. three selector switch SW;
No. one of a described clock synchronization module is connected the clock signal input terminal of DSP main frame and the clock signal input terminal of DSP backup machine respectively with No. two clock signal output terminals;
No. one of described No. two clock synchronization modules is connected No. one and No. two clock signal output terminals of a clock synchronization module respectively with No. two clock signal output terminals;
The manual detection signal output part of described DSP main frame is connected manual measuring device by peripherals with backplane bus;
The manual detection signal output part of described DSP backup machine is connected manual measuring device by peripherals with backplane bus.
A fault detection method for dual-machine hot backup system, the fault detection method of this system is:
Run dual-machine hot backup system, carry out clock synchronous to DSP main frame and DSP backup machine by SPI serial communication, if complete synchronous within 1 synchronous clock cycle, DSP main frame and DSP backup machine synchronously enter tick interrupt;
If synchronous clock rising edge is just opened in synchronous clock at DSP main frame and to be had no progeny and DSP backup machine is not also opened the moment that synchronous clock interrupts and come, now DSP main frame will be carried the previous synchronous clock cycle than DSP backup machine and enter tick interrupt;
If the clock period is synchronously abnormal, then DSP main frame sends failure message by multiplexing GPIO port to DSP backup machine, DSP backup machine detect multiplexing GPIO port accepts to error message number of times and compare with preset value, if more than preset value, then illustrate that DSP main frame breaks down, DSP backup machine transmits control signal to power board by SPI serial communication, and power board carries out power-off by No. two selector switch SW to DSP main frame, and DSP backup machine obtains bus control right;
If the clock period is synchronously normal, then DSP main frame and DSP backup machine start periodically self-inspection, and DSP main frame and DSP backup machine carry out self-inspection respectively, if find that there is peripherals to break down, then send self test failure information, if peripherals all normally works, then do not send self-inspection information; Carry out synchronous clock fault detect, this detection is detected by DSP main frame, and synchronous clock uses as the exterior interrupt of DSP main frame and DSP backup machine, in DSP main frame, represent whether synchronous clock has look-at-me to enter by arranging mark amount; Synchronous clock fault detect is realized by detecting this mark amount.
Advantage of the present invention: native system serial ports transmits failure message, if serial ports breaks down, multiplexing GPIO is adopted to transmit failure message, improve the security of system, introduce can clock synchronization module simultaneously, realize whole system arbitrary equipment generation single failure, system can normally be run, and promptly and accurately can detect the safety and reliability of the system of improve;
The present invention can carry out synchronous clock fault detect, and the storage failure of DSP main frame and DSP backup machine detects, the D/A self-inspection of DSP main frame and the procedural fault detect serial ports fault detect of DSP backup machine and the A/D self-inspection of DSP main frame and DSP backup machine and DSP main frame and DSP backup machine.
Accompanying drawing explanation
Fig. 1 is the structural representation of a kind of dual-machine hot backup system of the present invention.
Embodiment
Embodiment one: present embodiment is described below in conjunction with Fig. 1, a kind of dual-machine hot backup system described in present embodiment, it comprises DSP main frame 1, DSP backup machine 2 and power board 3, and the power supply output terminal of described power board 3 connects the power input of DSP main frame 1 and DSP backup machine 2 respectively; Described DSP main frame 1, communication between DSP backup machine 2 and power board 3 are SPI serial communication, and between DSP main frame 1 and power board 3, be provided with No. two selector switch SW7; A selector switch SW6 is provided with between DSP backup machine 2 and power board 3;
It also comprises multiplexing GPIO port, a clock synchronization module 4, No. two clock synchronization modules 5 and No. three selector switch SW8;
The heartbeat detection signal output part of described DSP main frame 1 is connected with the heartbeat detection signal input part of DSP backup machine 2 by multiplexing GPIO port;
The clock signal output terminal of described DSP main frame 1 connects first signal input part of No. three selector switch SW8, and first signal output part of described No. three selector switch SW8 connects a clock signal input terminal of a clock synchronization module 4;
The secondary signal output terminal of described No. three selector switch SW8 connects No. two clock signal input terminals of No. two clock synchronization modules 5;
The clock signal output terminal of described DSP backup machine 2 connects the secondary signal input end of No. three selector switch SW8;
No. one of a described clock synchronization module 4 is connected the clock signal input terminal of DSP main frame 1 and the clock signal input terminal of DSP backup machine 2 respectively with No. two clock signal output terminals;
No. one of described No. two clock synchronization modules 5 is connected No. one and No. two clock signal output terminals of a clock synchronization module 4 respectively with No. two clock signal output terminals;
The manual detection signal output part of described DSP main frame 1 is connected manual measuring device by peripherals with backplane bus;
The manual detection signal output part of described DSP backup machine 2 is connected manual measuring device by peripherals with backplane bus.
Embodiment two: present embodiment is described below in conjunction with Fig. 1, the fault detection method of a kind of dual-machine hot backup system described in present embodiment, the fault detection method of this system is:
Run dual-machine hot backup system, carry out clock synchronous to DSP main frame 1 and DSP backup machine 2 by SPI serial communication, if complete synchronous within 1 synchronous clock cycle, DSP main frame 1 and DSP backup machine 2 synchronously enter tick interrupt;
If synchronous clock rising edge is just opened in synchronous clock at DSP main frame 1 and to be had no progeny and DSP backup machine 2 is not also opened the moment that synchronous clock interrupts and come, now DSP main frame 1 will be carried the previous synchronous clock cycle than DSP backup machine 2 and enter tick interrupt; First synchronous clock cycle, also do not open synchronous clock due to DSP backup machine 2 to interrupt, DSP backup machine 2 can not send heartbeat signal to DSP main frame 1, if DSP main frame 1 is not processed this kind of situation, DSP backup machine 2 can be caused cannot normally to enter back-up job state; The program now calling its internal preset by DSP main frame 1 processes, to ensure main frame and synchronous from machine;
If the clock period is synchronously abnormal, then DSP main frame 1 sends failure message by multiplexing GPIO port to DSP backup machine 2, DSP backup machine 2 detect multiplexing GPIO port accepts to error message number of times and compare with preset value, if more than preset value, then illustrate that DSP main frame 1 breaks down, DSP backup machine 2 transmits control signal to power board 3 by SPI serial communication, power board 3 carries out power-off by No. two selector switch SW7 to DSP main frame 1, and DSP backup machine 2 obtains bus control right;
If the clock period is synchronously normal, then DSP main frame 1 and DSP backup machine 2 start periodically self-inspection, and DSP main frame 1 and DSP backup machine 2 carry out self-inspection respectively, if find that there is peripherals to break down, then send self test failure information, if peripherals all normally works, then do not send self-inspection information.
Present embodiment carries out synchronous clock fault detect, this detection is detected by DSP main frame 1, synchronous clock uses as the exterior interrupt of DSP main frame 1 with DSP backup machine 2, in DSP main frame 1, represent whether synchronous clock has look-at-me to enter by arranging mark amount; Synchronous clock fault detect is realized by detecting this mark amount.
Embodiment three: present embodiment is described below in conjunction with Fig. 1, the fault detection method of system described in present embodiment also comprises the storage failure detection of DSP main frame 1 and DSP backup machine 2, and described DSP main frame 1 is identical with the mode that the storage failure of DSP backup machine 2 detects; Described fault detect is realized by the self-inspection of DSP storer, by writing data to DSP main frame 1 storer different spaces and reading, if the data of write exceed setting threshold value with inconsistent ratio data in the data read, is then considered as DSP storage failure; When carrying out storage failure and detecting, DSP main frame 1 first initiatively exits bus power, and sends signal by serial communication to DSP backup machine 2; When DSP backup machine 2 obtains bus temporary, export data to backplane bus, send the power down request to DSP main frame 1 to power board 3 simultaneously.
Embodiment four: present embodiment is described below in conjunction with Fig. 1, the fault detection method of system described in present embodiment also comprises the procedural fault detect of DSP main frame 1 and DSP backup machine 2, adopt the method that two-shipper heartbeat is examined mutually, DSP main frame 1 periodically sends heartbeat signal to the other side with DSP backup machine 2; Arranging heartbeat disappearance cycle minimum threshold is 1, adopts the mode of heartbeat detection line redundancy;
Form by the transmitting-receiving of serial ports the self-inspection that closed loop carries out serial ports, if the serial ports of DSP main frame 1 breaks down, when cannot send failure message by serial ports, multiplexing heartbeat signal line sends serial ports failure message.
Embodiment five: present embodiment is described below in conjunction with Fig. 1, the fault detection method of system described in present embodiment also comprises the A/D self-inspection of DSP main frame 1 and DSP backup machine 2 and the D/A self-inspection of DSP main frame 1 and DSP backup machine 2;
Described A/D self-inspection, by gathering reference voltage value, has been compared; Arrange deviation threshold, if exceed deviation threshold, be then considered as A/D fault in DSP, DSP main frame 1 first initiatively exits bus power, and sends signal by serial communication to DSP backup machine 2; When DSP backup machine 2 obtains bus temporary, export data to backplane bus, send the power down request to DSP main frame 1 to power board 3 simultaneously; If in deviation threshold, then A/D is normal;
The D/A self-inspection of described DSP main frame 1 and DSP backup machine 2 carries out after A/D self-inspection completes, and sends digital quantity by DSP main frame 1, by after D/A module again by A/D module acquires in DSP main frame 1, compare with the deviation threshold preset in DSP main frame 1; If exceed deviation threshold, be then considered as A/D fault in DSP, DSP main frame 1 first initiatively exits bus power, and sends signal by serial communication to DSP backup machine 2; When DSP backup machine 2 obtains bus temporary, export data to backplane bus, send the power down request to DSP main frame 1 to power board 3 simultaneously; If in deviation threshold, then the D/A self-inspection of system is normal.
Embodiment six: present embodiment is described below in conjunction with Fig. 1, the fault detection method of system described in present embodiment also comprises and carries out external unit fault detect, if during other peripheral hardware class faults of system, because mainframe program can normally run, so now need main frame first initiatively to exit bus power, and inform backup machine, then backup machine obtains bus power, export data to backplane bus, send the request of closing fault machine to energy supply control module simultaneously, start system reconfiguration;
System reconfiguration process by the normal machine of main control unit sends the request of closing fault machine to power control unit,
Restart after main control unit fault tester in power-down state, then carry out a series of self-inspection, if there is no fault, then reenter in two-unit standby system; If still have fault after restarting, then run main frame and resend the request of closing fault machine, to fault tester in power-down state, transfer unit operation to.
Specific embodiment:
A kind of dual-machine hot backup system described in the present embodiment and fault detection method thereof are further elaborated:
When native system brings into operation, DSP main frame 1 first carries out clock synchronous with DSP backup machine 2 by SPI serial communication, if complete synchronous within 1 synchronous clock cycle, DSP main frame 1 and DSP backup machine 2 synchronously can enter tick interrupt;
If synchronous clock rising edge is just opened in synchronous clock at DSP main frame 1 and to be had no progeny and DSP backup machine 2 is not also opened the moment that synchronous clock interrupts and come, now DSP main frame 1 will be carried the previous synchronous clock cycle than DSP backup machine 2 and enter tick interrupt;
First synchronous clock cycle, also do not open synchronous clock due to DSP backup machine 2 to interrupt, DSP backup machine 2 can not send heartbeat signal to DSP main frame 1, if DSP main frame 1 is not processed this kind of situation, DSP backup machine 2 can be caused cannot normally to enter back-up job state; The program now calling its internal preset by DSP main frame 1 processes, to ensure main frame and synchronous from machine;
If synchronously abnormal, then DSP main frame 1 passs failure message by GOIO oral instructions, when the error message number of times that DSP backup machine 2GPIO mouth detects, more than preset value, then illustrate that DSP main frame 1 breaks down, failure message is passed to power board 3 by system, and power board carries out power-off to DSP main frame 1, and DSP backup machine 2 obtains bus control right;
The synchronous clock interrupt routine false code of DSP main frame 1 is as follows:
Simultaneously, in DSP main frame 1, DSP backup machine 2 does not carry out data calculating, therefore each synchronous clock cycle, DSP main frame 1 all will by correlation computations data sharing to DSP backup machine 2, DSP backup machine 2 is stored, once DSP main frame 1 breaks down, DSP backup machine 2 is according to these data, take over DSP main frame 1 immediately and carry out data operation, ensure stationarity and the continuity of handoff procedure.Adopt in this way, the working strength of DSP backup machine 2 can be alleviated, thus reduce its probability broken down to a certain extent;
If DSP main frame 1 is normal with DSP backup machine 2 clock synchronous, then system starts periodically self-inspection, DSP main frame 1 is after carrying out self-inspection, if find that there is peripheral hardware to break down, then send failure message by serial ports to the other side, if each peripheral hardware all normally works, then do not need to send self-inspection information, the working pressure of DSP main frame 1 can be alleviated so to a certain extent;
If break down at DSP main frame 1, according to the difference of fault type, need to take different measures to carry out the isolation of fault machine.If DSP main frame 1 is the procedural fault of DSP, enter race and fly state, now it can not enter SCI and SPI interruption, namely it can not export data to DSP backup machine 2 bus, DSP backup machine 2 obtains bus power immediately, while taking over DSP main frame 1 work, send the request of disconnection fault machine to power board 3.If when DSP main frame 1 is other peripheral hardware class faults, because DSP main frame 1 program can normally be run, so now need DSP main frame 1 first initiatively to exit bus power, and inform DSP backup machine 2, then DSP backup machine 2 obtains bus power, export data to DSP backup machine 2 bus, send the request of closing fault machine to power board 3 simultaneously, start system reconfiguration.
System reconfiguration process is by the normal machine of DSP main frame 1 sends the request of closing fault machine to power board 3.
Restart after DSP main frame 1 fault tester in power-down state, then carry out a series of self-inspection, if there is no fault, then reenter in two-unit standby system; If still have fault after restarting, then run DSP main frame 1 and resend the request of closing fault machine, to fault tester in power-down state, transfer unit operation to.
Claims (5)
1. a dual-machine hot backup system, it comprises DSP main frame (1), DSP backup machine (2) and power board (3), and the power supply output terminal of described power board (3) connects the power input of DSP main frame (1) and DSP backup machine (2) respectively; Described DSP main frame (1), communication between DSP backup machine (2) and power board (3) are SPI serial communication, and between DSP main frame (1) and power board (3), be provided with No. two selector switch SW (7); A selector switch SW (6) is provided with between DSP backup machine (2) and power board (3);
It is characterized in that, it also comprises multiplexing GPIO port, clock synchronization module (4), No. two clock synchronization modules (5) and No. three selector switch SW (8);
The heartbeat detection signal output part of described DSP main frame (1) is connected by the heartbeat detection signal input part of multiplexing GPIO port with DSP backup machine (2);
The clock signal output terminal of described DSP main frame (1) connects the first signal input part of No. three selector switch SW (8), and the first signal output part of described No. three selector switch SW (8) connects a clock signal input terminal of a clock synchronization module (4);
The secondary signal output terminal of described No. three selector switch SW (8) connects No. two clock signal input terminals of No. two clock synchronization modules (5);
The clock signal output terminal of described DSP backup machine (2) connects the secondary signal input end of No. three selector switch SW (8);
No. one of a described clock synchronization module (4) is connected the clock signal input terminal of DSP main frame (1) and the clock signal input terminal of DSP backup machine (2) respectively with No. two clock signal output terminals;
No. one of described No. two clock synchronization modules (5) is connected No. one and No. two clock signal output terminals of a clock synchronization module (4) respectively with No. two clock signal output terminals;
The manual detection signal output part of described DSP main frame (1) is connected manual measuring device by peripherals with backplane bus;
The manual detection signal output part of described DSP backup machine (2) is connected manual measuring device by peripherals with backplane bus.
2. application rights requires the fault detection method of a kind of dual-machine hot backup system described in 1, and it is characterized in that, the fault detection method of this system is:
Run dual-machine hot backup system, by SPI serial communication, clock synchronous is carried out to DSP main frame (1) and DSP backup machine (2), if complete synchronous within 1 synchronous clock cycle, DSP main frame (1) and DSP backup machine (2) synchronously enter tick interrupt;
If synchronous clock rising edge is just opened in synchronous clock at DSP main frame (1) and to be had no progeny and DSP backup machine (2) is not also opened the moment that synchronous clock interrupts and come, now DSP main frame (1) will be carried the previous synchronous clock cycle than DSP backup machine (2) and enter tick interrupt, if the clock period is synchronously abnormal, then DSP main frame (1) sends failure message by multiplexing GPIO port to DSP backup machine (2), DSP backup machine (2) detect multiplexing GPIO port accepts to error message number of times and compare with preset value, if more than preset value, then illustrate that DSP main frame (1) breaks down, DSP backup machine (2) transmits control signal to power board (3) by SPI serial communication, power board (3) carries out power-off by No. two selector switch SW (7) to DSP main frame (1), DSP backup machine (2) obtains bus control right,
If the clock period is synchronously normal, then DSP main frame (1) and DSP backup machine (2) start periodically self-inspection, DSP main frame (1) and DSP backup machine (2) carry out self-inspection respectively, if find that there is peripherals to break down, then send self test failure information, if peripherals all normally works, then do not send self-inspection information.
3. the fault detection method of a kind of dual-machine hot backup system according to claim 2, it is characterized in that, the fault detection method of this system also comprises the storage failure detection of DSP main frame (1) and DSP backup machine (2), and described DSP main frame (1) is identical with the mode that the storage failure of DSP backup machine (2) detects; Described fault detect is realized by the self-inspection of DSP storer, by writing data to DSP main frame (1) storer different spaces and reading, if the data of write exceed setting threshold value with inconsistent ratio data in the data read, be then considered as DSP storage failure; When carrying out storage failure and detecting, DSP main frame (1) first initiatively exits bus power, and sends signal by serial communication to DSP backup machine (2); When DSP backup machine (2) obtains bus temporary, export data to backplane bus, send the power down request to DSP main frame (1) to power board (3) simultaneously.
4. the fault detection method of a kind of dual-machine hot backup system according to claim 2, it is characterized in that, the fault detection method of this system also comprises the procedural fault detect of DSP main frame (1) and DSP backup machine (2), adopt the method that two-shipper heartbeat is examined mutually, DSP main frame (1) periodically sends heartbeat signal to the other side with DSP backup machine (2); Arranging heartbeat disappearance cycle minimum threshold is 1, adopts the mode of heartbeat detection line redundancy;
Form by the transmitting-receiving of serial ports the self-inspection that closed loop carries out serial ports, if the serial ports of DSP main frame (1) breaks down, when cannot send failure message by serial ports, multiplexing heartbeat signal line sends serial ports failure message.
5. the fault detection method of a kind of dual-machine hot backup system according to claim 2, it is characterized in that, the fault detection method of this system also comprises the A/D self-inspection of DSP main frame (1) and DSP backup machine (2) and the D/A self-inspection of DSP main frame (1) and DSP backup machine (2);
Described A/D self-inspection, by gathering reference voltage value, has been compared; Arrange deviation threshold, if exceed deviation threshold, be then considered as A/D fault in DSP, DSP main frame (1) first initiatively exits bus power, and sends signal by serial communication to DSP backup machine (2); When DSP backup machine (2) obtains bus temporary, export data to backplane bus, send the power down request to DSP main frame (1) to power board (3) simultaneously; If in deviation threshold, then A/D is normal;
The D/A self-inspection of described DSP main frame (1) and DSP backup machine (2) carries out after A/D self-inspection completes, digital quantity is sent by DSP main frame (1), by after D/A module again by A/D module acquires in DSP main frame (1), with DSP main frame (1) in preset deviation threshold compare; If exceed deviation threshold, be then considered as A/D fault in DSP, DSP main frame (1) first initiatively exits bus power, and sends signal by serial communication to DSP backup machine (2); When DSP backup machine (2) obtains bus temporary, export data to backplane bus, send the power down request to DSP main frame (1) to power board (3) simultaneously; If in deviation threshold, then the D/A self-inspection of system is normal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310403241.6A CN103425553B (en) | 2013-09-06 | 2013-09-06 | Duplicated hot-standby system and method for detecting faults of duplicated hot-standby system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310403241.6A CN103425553B (en) | 2013-09-06 | 2013-09-06 | Duplicated hot-standby system and method for detecting faults of duplicated hot-standby system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103425553A CN103425553A (en) | 2013-12-04 |
| CN103425553B true CN103425553B (en) | 2015-01-28 |
Family
ID=49650340
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310403241.6A Active CN103425553B (en) | 2013-09-06 | 2013-09-06 | Duplicated hot-standby system and method for detecting faults of duplicated hot-standby system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103425553B (en) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104750087B (en) * | 2013-12-25 | 2017-10-24 | 联创汽车电子有限公司 | A kind of system and method for diagnosing external clock reference |
| CN105353604B (en) * | 2015-12-01 | 2018-01-23 | 清华大学 | A kind of two-shipper is cold and hot to back up the control independently switched and information processing system and method |
| JP6266190B2 (en) * | 2015-12-03 | 2018-01-24 | 三菱電機株式会社 | Multiplex system |
| CN105915366A (en) * | 2016-03-30 | 2016-08-31 | 苏州美天网络科技有限公司 | Efficient backup server system |
| CN105740106A (en) * | 2016-03-30 | 2016-07-06 | 苏州美天网络科技有限公司 | Server system with quick server switching function |
| CN107315656B (en) * | 2017-06-12 | 2020-10-16 | 杭州电子科技大学 | Multi-kernel embedded PLC software recovery method and PLC |
| CN109229102A (en) | 2017-07-04 | 2019-01-18 | 百度在线网络技术（北京）有限公司 | Automatic driving vehicle control system, method and apparatus |
| CN109814519B (en) * | 2017-11-22 | 2021-11-16 | 成都凯天电子股份有限公司 | Method for switching output signals of dual-redundancy avionics equipment |
| CN110380934B (en) * | 2019-07-23 | 2021-11-02 | 南京航空航天大学 | Distributed redundancy system heartbeat detection method |
| CN112099995A (en) * | 2020-09-18 | 2020-12-18 | 山东超越数控电子股份有限公司 | System and method for realizing dual-computer hot standby function of network cipher machine |
| CN112769606B (en) * | 2020-12-31 | 2022-12-20 | 网络通信与安全紫金山实验室 | Method, device and storage medium for energy conservation of clock synchronization network |
| CN113671373A (en) * | 2021-07-27 | 2021-11-19 | 三门三友科技股份有限公司 | Electrolytic process monitoring system and method in electrolytic cell with self-checking function |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW200849001A (en) * | 2007-06-01 | 2008-12-16 | Unisvr Global Information Technology Corp | Multi-server hot-backup system and fault tolerant method |
| CN101807076A (en) * | 2010-05-26 | 2010-08-18 | 哈尔滨工业大学 | Duplication redundancy fault-tolerant high-reliability control system having cooperative warm standby function based on PROFIBUS field bus |
| CN102118309A (en) * | 2010-12-31 | 2011-07-06 | 中国科学院计算技术研究所 | Method and system for double-machine hot backup |
| CN202008589U (en) * | 2010-12-31 | 2011-10-12 | 西安航天动力试验技术研究所 | Switch system for hot backup of industrial personal computer |
| CN103149907A (en) * | 2013-02-26 | 2013-06-12 | 哈尔滨工业大学 | Hot-redundancy CAN (Controller Area Network)-bus high-fault-tolerance control terminal and method based on dual DSPs (Digital Signal Processors) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002259155A (en) * | 2001-02-26 | 2002-09-13 | Hitachi Ltd | Multiprocessor system |
| JP4315016B2 (en) * | 2004-02-24 | 2009-08-19 | 株式会社日立製作所 | System switching method for computer system |
| JP2006172050A (en) * | 2004-12-15 | 2006-06-29 | Yaskawa Information Systems Co Ltd | Duplexing system of hot standby type |
| CN101043310B (en) * | 2007-04-27 | 2010-09-08 | 北京佳讯飞鸿电气股份有限公司 | Image backup method for dual-core control of core controlled system |
| CN101576836B (en) * | 2009-06-12 | 2011-02-02 | 北京航空航天大学 | Degradable three-machine redundancy fault-tolerant system |
-
2013
- 2013-09-06 CN CN201310403241.6A patent/CN103425553B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW200849001A (en) * | 2007-06-01 | 2008-12-16 | Unisvr Global Information Technology Corp | Multi-server hot-backup system and fault tolerant method |
| CN101807076A (en) * | 2010-05-26 | 2010-08-18 | 哈尔滨工业大学 | Duplication redundancy fault-tolerant high-reliability control system having cooperative warm standby function based on PROFIBUS field bus |
| CN102118309A (en) * | 2010-12-31 | 2011-07-06 | 中国科学院计算技术研究所 | Method and system for double-machine hot backup |
| CN202008589U (en) * | 2010-12-31 | 2011-10-12 | 西安航天动力试验技术研究所 | Switch system for hot backup of industrial personal computer |
| CN103149907A (en) * | 2013-02-26 | 2013-06-12 | 哈尔滨工业大学 | Hot-redundancy CAN (Controller Area Network)-bus high-fault-tolerance control terminal and method based on dual DSPs (Digital Signal Processors) |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103425553A (en) | 2013-12-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103425553B (en) | Duplicated hot-standby system and method for detecting faults of duplicated hot-standby system | |
| CN111352338B (en) | Dual-redundancy flight control computer and redundancy management method | |
| CN101976217B (en) | Anomaly detection method and system for network processing unit | |
| CN104050061B (en) | A kind of Based PC Ie bus many master control board redundancies standby system | |
| CN107634855A (en) | A kind of double hot standby method of embedded system | |
| CN201909961U (en) | Redundancy control system | |
| WO2020143243A1 (en) | Dual-system hot backup switching method and system applied to automatic running system of train | |
| CN110376876B (en) | Double-system synchronous safety computer platform | |
| CN103647781A (en) | Mixed redundancy programmable control system based on equipment redundancy and network redundancy | |
| CN111767244A (en) | Dual-redundancy computer equipment based on domestic Loongson platform | |
| CN109301919B (en) | Uninterrupted power supply bypass connection control method | |
| CN105760241A (en) | Exporting method and system for memory data | |
| CN111831488B (en) | TCMS-MPU control unit with safety level design | |
| US9952579B2 (en) | Control device | |
| CN103428114A (en) | ATCA (advanced telecom computing architecture) 10-gigabit switching board and system | |
| CN110427283B (en) | Dual-redundancy fuel management computer system | |
| CN113791937B (en) | Data synchronous redundancy system and control method thereof | |
| US9910754B2 (en) | Duplexed control system and control method thereof | |
| CN112698989B (en) | Dual-computer mutual backup method and system of data acquisition system | |
| RU2439674C1 (en) | Method to form fault-tolerant computing system and fault-tolerant computing system | |
| CN105068763B (en) | A kind of virtual machine tolerant system and method for storage failure | |
| EP2372554B1 (en) | Information processing device and error processing method | |
| CN110879549B (en) | Redundancy measurement architecture based on cross-comparison method and redundancy management method | |
| CN212541329U (en) | Dual-redundancy computer equipment based on domestic Loongson platform | |
| CN106656437A (en) | Redundant hot standby platform |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |