CN103338042B - A kind of dynamically tuned gyro, DTG analog to digital conversion circuit - Google Patents
A kind of dynamically tuned gyro, DTG analog to digital conversion circuit Download PDFInfo
- Publication number
- CN103338042B CN103338042B CN201310251448.6A CN201310251448A CN103338042B CN 103338042 B CN103338042 B CN 103338042B CN 201310251448 A CN201310251448 A CN 201310251448A CN 103338042 B CN103338042 B CN 103338042B
- Authority
- CN
- China
- Prior art keywords
- circuit
- trigger
- resistance
- output
- diode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Analogue/Digital Conversion (AREA)
- Amplifiers (AREA)
Abstract
The invention discloses a kind of dynamically tuned gyro, DTG analog to digital conversion circuit, including shunt circuit, integrating circuit, logic control circuit, on-off circuit, shaping circuit, constant-current source circuit and output circuit.(1) present invention uses resistance-type shunt circuit, the state that integrator can be made to work in several milliamperes, improves integral accuracy.(2) present invention utilizes the ternary logic that broadens to instead of binary logic, and the absolute value of triologic transducer zero-bit is little, and the variable quantity of zero-bit is the least.(3) analog to digital conversion circuit of the present invention is measured scope and is reached ± Larger Dynamic the requirement of 600 °/s, and clock signal is improved 256KHz to ensure the resolution of angular velocity measurement by 128KHz；Meet the linearity in temperature field [40 ° ,+60 °] less than 8 × 10‑4, it is ensured that the linearity in the range of total temperature territory, improve the precision of analog digital conversion.
Description
Technical field
The present invention relates to a kind of analog to digital conversion circuit, particularly relate in a kind of strap-down inertial guidance system the most dynamic
State, in high precision dynamically tuned gyro, DTG analog to digital conversion circuit, belong to technical field of circuit design.
Background technology
Strap-down inertial guidance system has the gyroscope of three passages and accelerometer to be directly installed on carrier
On, sensitivity goes out the information such as the angle of carrier, angular velocity and acceleration of motion on each passage.By above-mentioned information
Send into and control computer, after making conversion process, automatically handle Self-traveling mechanism, according to predetermined rule and route
Control, guiding carrier arrives at the destination.Dynamically tuned gyro, DTG is to utilize flexible coupling to support rotor profit
The rate gyroscope being tuned by dynamic tuning principle.Analog to digital conversion circuit refers to simulation electric parameter to become
It is changed to the circuit of digital quantity.In analog-digital converter, there are integration type and the big class of comparison expression two.At integration type mould
Number converter has voltage time conversion and voltage to frequency convert two kinds, has anti-in comparison expression A/D converter
Feedback formula and feedback-less formula two kinds.Guidance And Navigation System requires that inertia type instrument not only to provide just to become with input quantity
The digital information of ratio, and the digital information being directly proportional to input quantity integrated value to be provided, above-mentioned several moulds/
In number converter, the only charge balance equation transducer in integration type voltage to frequency converter is just applicable to guidance
With navigation system.
Charge balance equation voltage to frequency converter is possible not only to continuously change, and has the further advantage that
The precision of integrating capacitor does not affect output umber of pulse；The analog digital conversion time is unrelated with input size；Clock frequency
Short term variations will not produce error；For certain clock frequency, measurement and gate time to be increased,
It is not required for widening the dynamic range of integrator；It is not likely to produce dead zone (dead band), even if input voltage is very
Hour, also there is higher conversion accuracy.The control logic of charge balance equation voltage to frequency converter is to conversion essence
Degree has a great impact.Controlling logic can be binary, it is also possible to be ternary.Although binary logic is electric
Road is simple, beneficially miniaturization and the raising of reliability, but its fatal weakness is that zero-bit output is big, and
It is not easily controlled.Such as when interrogation frequency is 256KHz, feedback width is 4uS, if feedback pulse electric current
Waveform widths change 0.04ns, then 1.28 pulse/S of zero-bit exporting change, and triologic transducer zero
The absolute value of position is little, and the variable quantity of zero-bit is the least, so ternary should be used to control logic.According to above-mentioned feelings
Condition, the General layout Plan of large range high precision analog/digital conversion circuit should be charge balance equation ternary and controls logic
Analog/digital conversion circuit.
At present, owing to the angular velocity measurement scope of flexible strapdown system is ± 300 °/s, dynamically tuned gyro, DTG is existing
Some analog to digital conversion circuit clock signals are 128KHz, can meet the requirement of resolution.But, along with measurement
Scope brings up to ± 600 °/s time, resolution will reduce by one times, it is difficult to meets and uses requirement.
Summary of the invention
The technology of the present invention solves problem: overcome the deficiencies in the prior art, it is provided that a kind of dynamic tuned gyroscope
Instrument analog to digital conversion circuit, this circuit improves the precision of analog digital conversion.
The technical solution of the present invention is: a kind of dynamically tuned gyro, DTG analog to digital conversion circuit, including shunting
Circuit, integrating circuit, logic control circuit, on-off circuit, shaping circuit, constant-current source circuit and output electricity
Road, shunt circuit carries out shunting to the analog current signal Ii1 of input and obtains analog current signal Ii2, point
Analog current signal Ii2 after stream becomes analog voltage signal Uj through integrating circuit, and shaping circuit is logic
Control circuit and output circuit provide clock signal, and logic control circuit is according to the polarity of analog voltage signal Uj
Producing two path control signal, wherein a road control signal is used for controlling on-off circuit as feedback control signal,
Another road control signal is used for controlling output circuit as output control signal, and constant-current source circuit is on-off circuit
There is provided current source, the feedback control signal output positive feedback or negative that on-off circuit exports according to logic control circuit
Feedback current, the output control signal output frequency signal that output circuit exports according to logic control circuit.
Described shunt circuit is by seven resistance R01, R02, R03, R04, R05, R13 and R14, diodes
V11, V12, V13 and V14 form, one end ground connection after resistance R01, R02, R03, R04 parallel connection, another
One end of terminating resistor R05 also meets input analog current signal Ii1, and the positive pole of diode V11 is with V12's
Negative pole is connected, and the plus earth of V12, the negative pole of diode V13 is connected with the positive pole of V14, diode V14
Minus earth, the negative pole of diode V11, the other end of positive pole connecting resistance R05 of V13, resistance R05
Other end output steering after analog current signal Ii2, resistance R13 one termination power cathode, another
Terminating between diode V11, V12, a termination positive source of resistance R14, the other end is connected on diode
Between V13, V14.
Described integrating circuit by operational amplifier N5, electric capacity C1, resistance R15 and R16, audion V15 and
V16 forms, anti-phase input termination the analog current signal Ii2, operational amplifier N5 of operational amplifier N5
In-phase input end ground connection, one end of the outfan connecting resistance R15 of operational amplifier N5, resistance R15's is another
The base stage of one termination audion V15, V16, the base stage of audion V15, V16 and audion V15, V16
Emitter stage between be connected by resistance R16, the colelctor electrode of audion V15, V16 is just connecing power supply respectively
Pole and negative pole, the emitter stage of audion V15, V16 exports analog voltage signal as the outfan of integrating circuit
Uj, electric capacity C1 are connected between operational amplifier N5 inverting input and integrating circuit outfan.
Described logic control circuit is by resistance R107, R108, R109, R110 and two double D trigger D101
Forming with D102, resistance R107, R108, R109, R110 are sequentially connected in series and are followed by between 15V power supply,
The analog voltage signal Uj of integrating circuit output is connected between resistance R108 and R109, double D trigger D101
The input of middle trigger D1 is connected between resistance R107 and R108, trigger in double D trigger D101
The input of D2 is connected between resistance R109 and R110, when the input end of clock of double D trigger D101 connects
Clock signal fcp1, the input end of clock of double D trigger D102 meets clock signal fcp2, double D trigger D101
The in-phase output end of middle trigger D1 connects the input of trigger D1 in double D trigger D102, and double D trigger
The input of trigger D2 during the in-phase output end of trigger D2 meets double D trigger D102 in device D101,
In double D trigger D102, two reversed-phase output output feedback ontrol signals are used for controlling on-off circuit, double D
The in-phase output end of trigger D1 in trigger D102 and trigger D2's in double D trigger D102 is anti-phase
Outfan produces output control signal and is used for controlling output circuit.
Described shaping circuit is made up of NAND gate D7 and D8, crystal oscillator produce clock signal fcp through first with
Not gate D7 paraphase becomes clock signal fcp1, and clock signal fcp1 is clock signal through the second NAND gate D8 paraphase
Fcp2, clock signal fcp1 and fcp2 are as the output signal of shaping circuit.
Described on-off circuit is by seven diode V19, V20, V21, V22, V23, V24, V25, resistance
R22, R23, R24, R25, R26, two audion V17 and V18 composition, the positive pole of diode V23 with
In logic control circuit, in double D trigger D102, the inverse output terminal of trigger D1 is connected, diode V23
Negative pole be connected with one end of resistance R24, resistance R24 another termination audion V17 base stage, two poles
The positive pole of pipe V25 and the inverse output terminal phase of trigger D2 in double D trigger D102 in logic control circuit
Even, the negative pole of diode V25 is connected with the positive pole of diode V24, and the negative pole of diode V24 connects audion
The base stage of V18, resistance R25 and R26 series connection is followed by between the base stage of audion V17 and V18, resistance
The negative pole of the indirect 5V power supply of R25 and R26, the grounded emitter of audion V17 and V18, diode V19,
V20, V21, V22 connect, and the positive pole of diode V19 meets the colelctor electrode of audion V17, diode V22
Negative pole connect the colelctor electrode of audion V18, one end of resistance R22 is connected with-15V power supply, and the other end is connected on
Between diode V19, V20, one end of resistance R23 is connected with+15V power supply, and the other end is connected on diode
Between V21, V22, the indirect constant-current source circuit of the colelctor electrode of audion V17 and diode V19 positive pole is just
Electric current exports, the negative current of the indirect constant-current source circuit of the colelctor electrode of audion V18 and diode V22 negative pole
Output, as the outfan of on-off circuit between diode V20, V21.
Described constant-current source circuit includes positive constant-current source and negative constant-current source, and positive constant-current source is by audion V4, V5, fortune
Calculating amplifier N2 and resistance R6 composition, negative constant-current source is by audion V9, V10, operational amplifier N4 and electricity
Resistance R12 composition, audion V4 Yu V5 is cascaded as PNP Darlington transistor, and the base stage of PNP Darlington transistor connects fortune
Calculating the outfan of amplifier N2, the emitter stage of PNP Darlington transistor connects the inverting input of amplifier N2, resistance
The emitter stage of the one termination PNP Darlington transistor of R6, the power pins of another termination operational amplifier N2, fortune
The in-phase input end calculating amplifier N2 connects positive reference voltage, and the colelctor electrode of PNP Darlington transistor is as positive constant-current source
Output；Audion V9 Yu V10 is cascaded as NPN Darlington transistor, and the base stage of NPN Darlington transistor connects operation amplifier
The outfan of device N4, the emitter stage of NPN Darlington transistor connects the inverting input of operational amplifier N4, resistance
The emitter stage of the one termination NPN Darlington transistor of R12, the power pins of another termination operational amplifier N4, fortune
The in-phase input end calculating amplifier N4 connects negative reference voltage, and the colelctor electrode of NPN Darlington transistor is as negative constant-current source
Output.
Described output circuit is made up of NAND gate D9 and D10, and positive output signal is touched by clock signal and double D
Sending out the In-phase output signal phase "AND" of trigger D1 in device D102 to be formed, negative road output signal is believed by clock
Number and double D trigger D102 in trigger D2 reversed-phase output signal phase "AND" formed.
The operation principle of the present invention is: as Ii1=0, Ii2=0, and the output voltage Uj of integrating circuit protects
Holding near 0V, logic control circuit makes+I by on-off circuitHWith-IHReturn to ground, flow to integration without If
Circuit, output voltage Uj still keeps constant.Meanwhile, the homophase output of D1 in double D trigger D102
In end and double D trigger D102, the reversed-phase output of trigger D2 produces output control signal and is used for controlling defeated
Going out circuit, make fcp1 cannot pass through output circuit, now the right way exports and bears road output and is held in high level
On, i.e. output frequency is zero.As Ii1, < when 0, the output voltage Uj of integrating circuit is gradually increasing, and works as Uj
When exceeding threshold voltage, logic control circuit makes+I by on-off circuitHIt is input to integrator, flows to integrator
Electric current be referred to as the direction of If, And if the in opposite direction of Ii, and when designing, ensure the absolute value of If
More than the absolute value of Ii, the output Uj of integrating circuit is gradually reduced, when Uj is less than threshold voltage, and logic
Control circuit makes+I by on-off circuitHIt is flowed into ground, makes If=0, logic control electricity when only If is not zero
Road allows fcp1 pass through output circuit, and exports the frequency being proportional to Ii1 at the negative passage of output circuit.When
During Ii1 > 0, the output Uj of integrating circuit is gradually reduced, when Uj exceedes threshold voltage, and logic control electricity
Road makes-I by on-off circuitHBeing input to integrator, the electric current flowing to integrator is referred to as the direction of If, If
In opposite direction with Ii, and when designing, ensure the absolute value absolute value more than Ii of If, integrating circuit
Output Uj is gradually increasing, and when Uj is less than threshold voltage, logic control circuit makes-I by on-off circuitH
It is flowed into ground, makes If=0.When only If is not zero, logic control circuit passes through output circuit by fcp1,
And export at the positive passage of output circuit and be proportional to the frequency of Ii1.In sum, when Ii1 < when 0,
Negative passage has output, as Ii > 0 time, positive passage has output.As Ii=0, without output, transducer is in
" make zero " state.
The present invention compared with prior art provides the benefit that:
(1) present invention is different from the time segmentation shunt method of in the past use, time segmentation shunting can be average the most electric
Stream reduces, but maximum instantaneous electric current is the biggest, and maximum can reach 900m A, so can make integrator merit
Rate burden strengthens, and integral accuracy reduces, and the present invention uses resistance-type shunt circuit, can make integrator work
Make in the state of several milliamperes, improve integral accuracy.
(2) present invention utilizes the ternary logic that broadens to instead of binary logic, although binary logic circuit is simple,
Be conducive to miniaturization and the raising of reliability, but its fatal weakness is that zero-bit output is big, and do not allow easily-controllable
System, and the absolute value of triologic transducer zero-bit is little, the variable quantity of zero-bit is the least.
(3) analog to digital conversion circuit of the present invention is measured scope and is reached ± Larger Dynamic the requirement of 600 °/s, and clock is believed
Number by 128KHz improve 256KHz with ensure angular velocity measurement resolution；Meet at temperature field [-40 ° ,+60 °]
The interior linearity is less than 8 × 10-4, it is ensured that the linearity in the range of total temperature territory, improve analog digital conversion
Precision.
Accompanying drawing explanation
Fig. 1 is the theory of constitution figure of the present invention；
Fig. 2 is the theory of constitution figure of shunt circuit；
Fig. 3 is the theory of constitution figure of integrating circuit；
Fig. 4 is the theory of constitution figure of logic control circuit；
Fig. 5 is the theory of constitution figure of on-off circuit；
Fig. 6 is the theory of constitution figure of constant-current source circuit；
Fig. 7 is the theory of constitution figure of shaping circuit；
Fig. 8 is the theory of constitution figure of output circuit.
Detailed description of the invention
As it is shown in figure 1, the present invention include shunt circuit, integrating circuit, logic control circuit, on-off circuit,
Shaping circuit, constant-current source circuit and output circuit, the analog current signal Ii1 of input is carried out by shunt circuit
Shunting obtains analog current signal Ii2, and the analog current signal Ii2 after shunting becomes mould through integrating circuit
Intending voltage signal Uj, shaping circuit provides clock signal, logic control for logic control circuit and output circuit
Circuit produces two path control signal according to the polarity of analog voltage signal Uj, and wherein a road control signal is as instead
Feedforward control signal is used for controlling on-off circuit, and another road control signal is used for controlling defeated as output control signal
Going out circuit, constant-current source circuit provides current source for on-off circuit, and on-off circuit exports according to logic control circuit
Feedback control signal output positive feedback or negative feedback current, output circuit exports according to logic control circuit
Output control signal output frequency signal.
As in figure 2 it is shown, shunt circuit by seven resistance R01, R02, R03, R04, R05, R13 and R14,
Diode V11, V12, V13 and V14 form, one end ground connection after resistance R01, R02, R03, R04 parallel connection,
One end of other end connecting resistance R05 also meets input analog current signal Ii1, the positive pole of diode V11 and V12
Negative pole be connected, the plus earth of V12, the negative pole of diode V13 is connected with the positive pole of V14, diode
The minus earth of V14, the negative pole of diode V11, the other end of positive pole connecting resistance R05 of V13, resistance
The one termination power cathode of the analog current signal Ii2 after the other end output steering of R05, resistance R13, separately
One end is connected between diode V11, V12, and a termination positive source of resistance R14, the other end is connected on two poles
Between pipe V13, V14.
Input end of analog signal protection circuit to be increased, anti-phase defeated as the operational amplifier N5 in integrating circuit
When entering terminal voltage higher than 1.4V, diode V13, V14 turn on, and electric current flows into ground wire, works as operational amplifier
When the anti-phase input terminal voltage of N5 is less than-1.4V, audion V11, V12 turn on, and electric current flows into ground wire.Just
In the case of Chang, audion V12 and V14 forward conduction make audion V11 and V13 be in cut-off state.
As it is shown on figure 3, integrating circuit is by operational amplifier N5, electric capacity C1, resistance R15 and R16, three poles
Pipe V15 and V16 forms, and the anti-phase input termination analog current signal Ii2 of operational amplifier N5, computing is put
The in-phase input end ground connection of big device N5, one end of the outfan connecting resistance R15 of operational amplifier N5, resistance
The base stage of another termination audion V15, V16 of R15, the base stage of audion V15, V16 and audion V15,
Being connected by resistance R16 between the emitter stage of V16, the colelctor electrode of audion V15, V16 connects power supply respectively
Positive pole and negative pole, the emitter stage of audion V15, V16 as integrating circuit outfan export analog voltage
Signal Uj, electric capacity C1 are connected between operational amplifier N5 inverting input and integrating circuit outfan.Wherein
R15 is 10 Ω, and R16 is 1K Ω, and C1 is 0.047uF.
As shown in Figure 4, logic control circuit is by the double D of resistance R107, R108, R109, R110 and two
Trigger D101 and D102 forms, and resistance R107, R108, R109, R110 are sequentially connected in series and are followed by 15V
Between power supply, the analog voltage signal Uj of integrating circuit output is connected between resistance R108 and R109, double D
In trigger D101, the input of trigger D1 is connected between resistance R107 and R108, double D trigger D101
The input of middle trigger D2 is connected between resistance R109 and R110, and the clock of double D trigger D101 is defeated
Entering terminated clock signal fcp1, the input end of clock of double D trigger D102 meets clock signal fcp2, double D
The input of trigger D1 during the in-phase output end of trigger D1 meets double D trigger D102 in trigger D101
End, trigger during the in-phase output end of trigger D2 meets double D trigger D102 in double D trigger D101
The input of D2, in double D trigger D102, two reversed-phase output output feedback ontrol signals are used for controlling
On-off circuit, touches in the in-phase output end of trigger D1 and double D trigger D102 in double D trigger D102
The reversed-phase output generation output control signal sending out device D2 is used for controlling output circuit.Wherein R107 is 36K
Ω, R108 are 3.3K Ω, and R109 is 3K Ω, R110 be 4.7K Ω, R144 and R145 be 5.1K Ω.
Fcp1, fcp2 are 256KHZ.
When Uj is maintained near 0V, in double D trigger D101, the In-phase output signal of trigger D1 is low,
The In-phase output signal of trigger D2 is high, the reversed-phase output signal of trigger D1 in double D trigger D102
For height, In-phase output signal is low, and the reversed-phase output signal of trigger D2 is low, and the these three of D102 is defeated
Go out control signal and control on-off circuit, make+IHWith-IHReturn to ground, make simultaneously fcp1 cannot by output electricity
Road.When Uj exceedes positive threshold voltage, in D101, the In-phase output signal of trigger D1 is high, D102
The reversed-phase output signal of middle trigger D1 is low, and logic control circuit makes+I by on-off circuitHIt is input to amass
Dividing device, in D102, the In-phase output signal of trigger D1 is high, allows fcp1 pass through the output circuit right way.When
When Uj exceedes negative threshold voltage, in D101, the In-phase output signal of trigger D2 is low, trigger in D102
The reversed-phase output signal of D2 is high, and logic control circuit makes-I by on-off circuitHIt is input to integrator, allows
Fcp1 bears road by output circuit.
As it is shown in figure 5, on-off circuit by seven diode V19, V20, V21, V22, V23, V24, V25,
Resistance R22, R23, R24, R25, R26, two audion V17 and V18 compositions, diode V23's
Positive pole is connected with the inverse output terminal of trigger D1 in double D trigger D102 in logic control circuit, and two
The negative pole of pole pipe V23 is connected with one end of resistance R24, the base of another termination audion V17 of resistance R24
Pole, the positive pole of diode V25 and trigger D2 reverse in double D trigger D102 in logic control circuit
Outfan is connected, and the negative pole of diode V25 is connected with the positive pole of diode V24, the negative pole of diode V24
Connect the base stage of audion V18, resistance R25 and R26 series connection be followed by audion V17 Yu V18 base stage it
Between, the negative pole of the indirect 5V power supply of resistance R25 and R26, the grounded emitter of audion V17 and V18,
Diode V19, V20, V21, V22 connect, and the positive pole of diode V19 connects the colelctor electrode of audion V17,
The negative pole of diode V22 connects the colelctor electrode of audion V18, and one end of resistance R22 is connected with-15V power supply,
The other end is connected between diode V19, V20, and one end of resistance R23 is connected with+15V power supply, the other end
Being connected between diode V21, V22, the colelctor electrode of audion V17 flows over the indirect of diode V19 positive pole
The positive current output of source circuit, the colelctor electrode of audion V18 is electric with the source of crossing current indirectly of diode V22 negative pole
The negative current output on road, as the outfan of on-off circuit between diode V20, V21.The merit of on-off circuit
Can be by logic circuit control, in good time control switch saturation conduction and cut-off be fed back.Wherein R24 is
1K Ω, R26 be 8K Ω, R22 and R23 be 1M Ω.
Audion V17 and V18 under the control of logical signal during saturation conduction, electric current+IHWith-IHIt is back to
Ground, resistance R22, R23 provide the operating current of audion V19 and V22, make audion V20, V21 anti-
To biasing, no current is fed back into integrator.When audion V17 and V18 ends under the control of logical signal,
Electric current+IHWith-IHIntegrator is flowed to by switching diode.When being in the output of zero-bit no pulse, audion
V17 and V18 saturation conduction simultaneously, works as IEnterFor timing, audion V18 ends, and the right way has pulse, works as IEnterFor time negative, audion V17 ends, and negative road has pulse to export.
As shown in Figure 6, constant-current source circuit includes positive constant-current source and negative constant-current source, positive constant-current source by audion V4,
V5, operational amplifier N2 and resistance R6 composition, negative constant-current source is by audion V9, V10, operational amplifier
N4 and resistance R12 composition, audion V4 Yu V5 is cascaded as PNP Darlington transistor, the base of PNP Darlington transistor
Pole connects the outfan of operational amplifier N2, and the emitter stage of PNP Darlington transistor connects the inverting input of amplifier N2,
The emitter stage of the one termination PNP Darlington transistor of resistance R6, the power pins of another termination operational amplifier N2,
The in-phase input end of operational amplifier N2 connects positive reference voltage, and the colelctor electrode of PNP Darlington transistor is as positive constant current
Source exports；Audion V9 Yu V10 is cascaded as NPN Darlington transistor, and the base stage of NPN Darlington transistor connects computing and puts
The outfan of big device N4, the emitter stage of NPN Darlington transistor connects the inverting input of operational amplifier N4, electricity
The emitter stage of the one termination NPN Darlington transistor of resistance R12, the power pins of another termination operational amplifier N4,
The in-phase input end of operational amplifier N4 connects negative reference voltage, and the colelctor electrode of NPN Darlington transistor is as negative constant current
Source exports.+IH、-IHBeing connected with on-off circuit, amplifier N2, N4 are used for comparing amplification, audion V4,
V5, V9, V10 are for adjusting pipe, and resistance R6, R12 are sampling resistor.Positive constant-current source be designed with positive electricity
Source powers, and uses PNP triode to be adjusted, and the negative supply that is designed with of negative constant-current source is powered, and uses NPN
Audion is adjusted.R6 is 1.28K Ω, and R12 is 1.28K Ω.
As it is shown in fig. 7, shaping circuit is made up of NAND gate D7 and D8, clock signal fcp that crystal oscillator produces
Becoming clock signal fcp1 through the first NAND gate D7 paraphase, clock signal fcp1 through the second NAND gate D8 paraphase is
Clock signal fcp2, clock signal fcp1 and fcp2 are as the output signal of shaping circuit.
As shown in Figure 8, output circuit is made up of NAND gate D9 and D10, and positive output signal is by clock signal
In fcp1 and double D trigger D102, the In-phase output signal phase "AND" of D1 is formed, negative road output signal by
In clock signal fcp1 and double D trigger D102, the reversed-phase output signal phase "AND" of trigger D2 is formed.
Reaching ± 600 °/s for meeting gyroscope measurement scope, clock signal fcp of shaping circuit is 256KHz,
For meeting the linearity in temperature field [-40 ° ,+60 °] less than 8 × 10-4, audion V17 in on-off circuit
It is operated in deep saturation with V18, is critical saturated 8 times, the forward voltage drop of diode V19 and V22
It is operated in [0.4V, 0.5V].
The non-detailed description of the present invention is known to the skilled person technology.
Claims (7)
1. a dynamically tuned gyro, DTG analog to digital conversion circuit, it is characterised in that including: shunt circuit, integration
Circuit, logic control circuit, on-off circuit, shaping circuit, constant-current source circuit and output circuit, shunt circuit
The analog current signal Ii1 inputted is carried out shunting and obtains analog current signal Ii2, the analog current after shunting
Signal Ii2 becomes analog voltage signal Uj through integrating circuit, and shaping circuit is logic control circuit and output
Circuit provides clock signal, and logic control circuit produces two-way according to the polarity of analog voltage signal Uj and controls letter
Number, wherein a road control signal is used for controlling on-off circuit as feedback control signal, and another road control signal is made
Being used for controlling output circuit for output control signal, constant-current source circuit provides current source, switch electricity for on-off circuit
The feedback control signal that road exports according to logic control circuit exports positive feedback or negative feedback current, output circuit root
Output control signal output frequency signal according to logic control circuit output；
Described shunt circuit is by seven resistance R01, R02, R03, R04, R05, R13 and R14, diodes
V11, V12, V13 and V14 form, one end ground connection after resistance R01, R02, R03, R04 parallel connection, another
One end of terminating resistor R05 also meets input analog current signal Ii1, and the positive pole of diode V11 is with V12's
Negative pole is connected, and the plus earth of V12, the negative pole of diode V13 is connected with the positive pole of V14, diode V14
Minus earth, the negative pole of diode V11, the other end of positive pole connecting resistance R05 of V13, resistance R05
Other end output steering after analog current signal Ii2, resistance R13 one termination power cathode, the other end
Be connected between diode V11, V12, resistance R14 one termination positive source, the other end be connected on diode V13,
Between V14.
A kind of dynamically tuned gyro, DTG analog to digital conversion circuit the most according to claim 1, it is characterised in that:
Described integrating circuit is by operational amplifier N5, electric capacity C1, resistance R15 and R16, audion V15 and V16
Composition, the anti-phase input termination analog current signal Ii2 of operational amplifier N5, the homophase of operational amplifier N5
Input end grounding, one end of the outfan connecting resistance R15 of operational amplifier N5, another termination of resistance R15
The emitter stage of the base stage of audion V15, V16, the base stage of audion V15, V16 and audion V15, V16
Between be connected by resistance R16, the colelctor electrode of audion V15, V16 connects positive pole and the negative pole of power supply respectively,
The emitter stage of audion V15, V16 exports analog voltage signal Uj, electric capacity C1 as the outfan of integrating circuit
It is connected between operational amplifier N5 inverting input and integrating circuit outfan.
A kind of dynamically tuned gyro, DTG analog to digital conversion circuit the most according to claim 1, it is characterised in that:
Described logic control circuit by resistance R107, R108, R109, R110 and two double D trigger D101 and
D102 forms, and resistance R107, R108, R109, R110 are sequentially connected in series and are followed by between 15V power supply, integration
The analog voltage signal Uj of circuit output is connected between resistance R108 and R109, in double D trigger D101
The input of trigger D1 is connected between resistance R107 and R108, trigger in double D trigger D101
The input of D2 is connected between resistance R109 and R110, and the input end of clock of double D trigger D101 connects clock
Signal fcp1, the input end of clock of double D trigger D102 meets clock signal fcp2, double D trigger D101
The in-phase output end of middle trigger D1 connects the input of trigger D1 in double D trigger D102, and double D trigger
The input of trigger D2 during the in-phase output end of trigger D2 meets double D trigger D102 in device D101,
In double D trigger D102, two reversed-phase output output feedback ontrol signals are used for controlling on-off circuit, double D
The in-phase output end of trigger D1 in trigger D102 and trigger D2's in double D trigger D102 is anti-
Phase output terminal produces output control signal and is used for controlling output circuit.
A kind of dynamically tuned gyro, DTG analog to digital conversion circuit the most according to claim 1, it is characterised in that:
Described shaping circuit is made up of NAND gate D7 and D8, and clock signal fcp that crystal oscillator produces is through the first NAND gate
D7 paraphase becomes clock signal fcp1, and clock signal fcp1 is clock signal fcp2 through the second NAND gate D8 paraphase,
Clock signal fcp1 and fcp2 are as the output signal of shaping circuit.
A kind of dynamically tuned gyro, DTG analog to digital conversion circuit the most according to claim 1, it is characterised in that:
Described on-off circuit by seven diode V19, V20, V21, V22, V23, V24, V25, resistance R22,
R23, R24, R25, R26, two audion V17 and V18 compositions, the positive pole of diode V23 and logic
In control circuit, in double D trigger D102, the inverse output terminal of trigger D1 is connected, diode V23's
Negative pole is connected with one end of resistance R24, the base stage of another termination audion V17 of resistance R24, diode
The positive pole of V25 is connected with the inverse output terminal of trigger D2 in double D trigger D102 in logic control circuit,
The negative pole of diode V25 is connected with the positive pole of diode V24, and the negative pole of diode V24 meets audion V18
Base stage, resistance R25 and R26 series connection be followed by between the base stage of audion V17 and V18, resistance R25
With the negative pole of the indirect 5V power supply of R26, the grounded emitter of audion V17 and V18, diode V19,
V20, V21, V22 connect, and the positive pole of diode V19 meets the colelctor electrode of audion V17, diode V22
Negative pole connect the colelctor electrode of audion V18, one end of resistance R22 is connected with-15V power supply, and the other end is connected on
Between diode V19, V20, one end of resistance R23 is connected with+15V power supply, and the other end is connected on diode
Between V21, V22, the indirect constant-current source circuit of the colelctor electrode of audion V17 and diode V19 positive pole is just
Electric current exports, the negative current of the indirect constant-current source circuit of the colelctor electrode of audion V18 and diode V22 negative pole
Output, as the outfan of on-off circuit between diode V20, V21.
A kind of dynamically tuned gyro, DTG analog to digital conversion circuit the most according to claim 1, it is characterised in that:
Described constant-current source circuit includes positive constant-current source and negative constant-current source, and positive constant-current source is put by audion V4, V5, computing
Big device N2 and resistance R6 composition, negative constant-current source is by audion V9, V10, operational amplifier N4 and resistance R12
Composition, audion V4 Yu V5 is cascaded as PNP Darlington transistor, and the base stage of PNP Darlington transistor connects operation amplifier
The outfan of device N2, the emitter stage of PNP Darlington transistor meets the inverting input of amplifier N2, the one of resistance R6
The emitter stage of termination PNP Darlington transistor, the power pins of another termination operational amplifier N2, operational amplifier N2
In-phase input end connect positive reference voltage, the colelctor electrode of PNP Darlington transistor exports as positive constant-current source；Audion
V9 Yu V10 is cascaded as NPN Darlington transistor, and the base stage of NPN Darlington transistor connects the outfan of operational amplifier N4,
The emitter stage of NPN Darlington transistor connects the inverting input of operational amplifier N4, a termination NPN of resistance R12
The emitter stage of Darlington transistor, the power pins of another termination operational amplifier N4, operational amplifier N4's is same
The negative reference voltage of input termination mutually, the colelctor electrode of NPN Darlington transistor exports as negative constant-current source.
A kind of dynamically tuned gyro, DTG analog to digital conversion circuit the most according to claim 3, it is characterised in that:
Described output circuit is made up of NAND gate D9 and D10, and positive output signal is by clock signal and double D trigger
In D102, the In-phase output signal phase "AND" of trigger D1 is formed, and bears road output signal by clock signal with double
In d type flip flop D102, the reversed-phase output signal phase "AND" of trigger D2 is formed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310251448.6A CN103338042B (en) | 2013-06-24 | 2013-06-24 | A kind of dynamically tuned gyro, DTG analog to digital conversion circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310251448.6A CN103338042B (en) | 2013-06-24 | 2013-06-24 | A kind of dynamically tuned gyro, DTG analog to digital conversion circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103338042A CN103338042A (en) | 2013-10-02 |
| CN103338042B true CN103338042B (en) | 2016-09-21 |
Family
ID=49246156
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310251448.6A Active CN103338042B (en) | 2013-06-24 | 2013-06-24 | A kind of dynamically tuned gyro, DTG analog to digital conversion circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103338042B (en) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106603078B (en) * | 2016-12-21 | 2020-11-27 | 中国航空工业集团公司雷华电子技术研究所 | Circuit for improving ADC sampling precision |
| CN107493105B (en) * | 2017-07-20 | 2020-07-14 | 北京控制工程研究所 | Gyro moment current high-resolution conversion circuit |
| CN108693401A (en) * | 2018-07-12 | 2018-10-23 | 湖南科众兄弟科技有限公司 | The low power consumption high-precision circuit of pulse is obtained by current measurement |
| CN108900194A (en) * | 2018-09-26 | 2018-11-27 | 北方电子研究院安徽有限公司 | A kind of power frequency conversion circuit that programmable multi-threshold compares |
| CN109004919B (en) * | 2018-09-30 | 2024-03-22 | 中国电子科技集团公司第四十三研究所 | Current/frequency conversion circuit and conversion method based on triangular wave modulation |
| CN109708669B (en) * | 2019-02-28 | 2020-10-02 | 重庆理工大学 | Accelerometer signal processing system and method |
| CN110350785A (en) * | 2019-06-26 | 2019-10-18 | 青岛航天半导体研究所有限公司 | Multichannel integrated current frequency converter |
| CN110492882B (en) * | 2019-09-03 | 2024-06-18 | 中国电子科技集团公司第四十三研究所 | High-precision current/frequency conversion circuit for stretching reset |
| CN111638744B (en) * | 2020-04-30 | 2022-05-24 | 北京航天时代光电科技有限公司 | Current frequency conversion circuit |
| CN113721039A (en) * | 2021-08-05 | 2021-11-30 | 湖北三江航天万峰科技发展有限公司 | High-precision I/F conversion circuit |
| CN116915021B (en) * | 2023-07-12 | 2024-04-26 | 北京市科通电子继电器总厂有限公司 | Solid-state power controller |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202026301U (en) * | 2011-03-23 | 2011-11-02 | 北京自动化控制设备研究所 | Self-calibration closed-loop analog-digital (AD) conversion circuit |
| CN102539831A (en) * | 2012-02-17 | 2012-07-04 | 北京航天自动控制研究所 | Signal conversion device for accelerometer in strapdown inertial navigation system |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3979358B2 (en) * | 2003-07-22 | 2007-09-19 | 株式会社デンソー | Nonlinearity correction device for A / D conversion output data |
-
2013
- 2013-06-24 CN CN201310251448.6A patent/CN103338042B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202026301U (en) * | 2011-03-23 | 2011-11-02 | 北京自动化控制设备研究所 | Self-calibration closed-loop analog-digital (AD) conversion circuit |
| CN102539831A (en) * | 2012-02-17 | 2012-07-04 | 北京航天自动控制研究所 | Signal conversion device for accelerometer in strapdown inertial navigation system |
Non-Patent Citations (4)
| Title |
|---|
| 一种高精度小体积的I/F转换电路;董明杰等;《仪器仪表学报》;20100831;第31卷(第8期);第4部分4.1节第1-2段，图2 * |
| 实用恒流源电路设计;翟玉文等;《电子测量技术》;20021025;第25页 * |
| 电荷平衡式模数转换器的反馈电流过渡过程研究;吴南涛等;《导航与控制》;20080531;第7卷(第2期);前言部分第1-2段，图1 * |
| 高精度V/F转换电路的温度补偿方法;董明杰等;《兵工学报》;20110615;第32卷(第6期);第758-763页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103338042A (en) | 2013-10-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103338042B (en) | A kind of dynamically tuned gyro, DTG analog to digital conversion circuit | |
| US11435186B2 (en) | Dead reckoning method and apparatus for vehicle, device and storage medium | |
| CN102539831B (en) | Signal conversion device for accelerometer in strapdown inertial navigation system | |
| CN109885121A (en) | A kind of current/frequency conversion circuit | |
| CN104864871A (en) | Indoor positioning and path leading method based on mobile terminal inertial navigation | |
| CN103441764B (en) | A kind of power frequency change-over circuit | |
| CN103954291A (en) | Electronic device and navigation method thereof | |
| CN106052689A (en) | IMU (inertial measurement unit) signal acquisition system based on C8051F064 single chip microcomputer | |
| CN105067007A (en) | Bicycle speed measurement apparatus | |
| CN205981227U (en) | IMU signal acquisition system based on C8051F064 singlechip | |
| CN109347059A (en) | A kind of hardware over-current protection method and system for bidirectional current output | |
| CN108784545A (en) | A kind of inertial navigation system and method applied to sweeping robot | |
| CN106771351B (en) | Resonance type accelerometer frequency locking circuits based on digital phase-frequency detection method | |
| CN102841235A (en) | Back porch sampling circuit and method for sampling back porch falling edge voltage | |
| CN105281771B (en) | For the bipolarity voltage controlled oscillator and its control method in R/D converters | |
| CN105842539B (en) | Resistance measuring system based on FPGA-TDC and method | |
| CN205844376U (en) | I/F transducer in high precision | |
| CN201608681U (en) | Rotating speed control circuit for servo motor or stepping motor | |
| CN106556390A (en) | A kind of laser gyro inertial navigation instrument signal Acquisition Circuit | |
| CN106354052B (en) | A kind of photoelastic modulation controller for atom laser gyroscope | |
| CN204881654U (en) | Bicycle speed sensor | |
| CN205304223U (en) | Power output protection circuit | |
| CN110492882A (en) | A kind of broadening reset high-precision current/freq converting circuit | |
| CN209088518U (en) | A kind of hardware Over Current Protection System for bidirectional current output | |
| CN107463098B (en) | Intelligent trolley speed control method and device based on quadratic function |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |