CN103258499B - A kind of circuit of the ghost phenomena for eliminating in the display panel with optical transmitting set - Google Patents

A kind of circuit of the ghost phenomena for eliminating in the display panel with optical transmitting set Download PDF

Info

Publication number
CN103258499B
CN103258499B CN201210181927.0A CN201210181927A CN103258499B CN 103258499 B CN103258499 B CN 103258499B CN 201210181927 A CN201210181927 A CN 201210181927A CN 103258499 B CN103258499 B CN 103258499B
Authority
CN
China
Prior art keywords
circuit
optical transmitting
terminal device
transmitting set
circuit branch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210181927.0A
Other languages
Chinese (zh)
Other versions
CN103258499A (en
Inventor
李红化
陈育涛
薛建新
杨文解
李守林
卢纯
温志峰
邱顯益
汤尚宽
内迪·纳德沙汗
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GUANGZHOU SILICONCORE ELECTRONIC TECHNOLOGY Ltd
Original Assignee
GUANGZHOU SILICONCORE ELECTRONIC TECHNOLOGY Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US13/397,669 external-priority patent/US9047810B2/en
Application filed by GUANGZHOU SILICONCORE ELECTRONIC TECHNOLOGY Ltd filed Critical GUANGZHOU SILICONCORE ELECTRONIC TECHNOLOGY Ltd
Publication of CN103258499A publication Critical patent/CN103258499A/en
Application granted granted Critical
Publication of CN103258499B publication Critical patent/CN103258499B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

Present disclose provides a kind of for for having the circuit of parasitic capacitance discharge in the display panel with common-anode topology of multiple optical transmitting set, and be the circuit that charges of the parasitic capacitance in the display panel with common cathode topology.In common cathode topology, circuit includes the three terminal device with gate pole, source electrode and drain electrode, wherein source electrode and a common cathode being electrically coupled to this optical transmitting set in drain electrode;Also including the mechanism for controlling three terminal device, this mechanism is electrically coupled to gate pole.After the optical transmitting set the most selected is cancelled selection, this mechanism connects rapidly this three terminal device to be formed at the conductive path between source electrode and drain electrode.Voltage at common-anode drops to predetermined voltage level or after maximum time period terminates, and this mechanism disconnects this three terminal device.

Description

A kind of circuit of the ghost phenomena for eliminating in the display panel with optical transmitting set
Related application
According to 35 U.S.C § 119, this application claims and enjoy what on February 16th, 2011 submitted to The priority of the U.S. Provisional Application of No. 61/443703, and conduct is quoted in full at this Reference.
Technical field
It relates to be used for driving optical transmitting set, the such as circuit of light emitting diode (LED). More particularly, it relates to include the light-emitting diode display of light emitter arrays for driving Circuit, to reduce, to offset or to eliminate the ghost effect in light-emitting diode display or ghost image.
Background technology
Display panel, such as light-emitting diode display can be driven with time-multiplexed topology.But The shortcoming of time-multiplexed driving is occur ghost effect or ghost image on the display panel.
Usually, ghost effect refers to the hangover of the mobile object occurred on the display panel.For Light-emitting diode display, ghost phenomena is probably and is caused by spuious capacity plate antenna (or parasitic capacitance), It produces ghost image current spike and forces time-multiplexed LED should be switched off at LED Time launch of short duration flash of light.The definite amplitude of the ghost image current spike in LED, the persistent period and Sequential depends on the quantity of the stray capacitance in circuit, the forward voltage characteristic of LED, switch Temporal characteristics etc..Of short duration flash of light can occur luminescence in inappropriate time, thus causes quality Relatively difference image.
Along with size and the raising of resolution of digital LED display panel, in display design also Have increasing need for the LED driver of high lever (highly leveraged).This typically results in greatly The scan line of amount uses identical the switchable of current driver passage to join with for multiple LED Put.Therefore, in such devices, need substantial amounts of power switch component and substantial amounts of connect Head electric capacity.In overall light-emitting diode display system design, stray capacitance becomes more to bother, Because they maintain the weak charging causing ghost phenomena.
For at least more than one reason, need to be designed to that repid discharge is spuious or parasitic electricity The LED drive circuit held, to be reduced or eliminated in LED display board the ghost phenomena occurred.
Summary of the invention
In one embodiment, it is provided that a kind of for the display panel for having multiple optical transmitting set In the circuit of parasitic capacitance discharge.This circuit includes three ends with gate pole, source electrode and drain electrode Equipment, wherein source electrode and a common-anode being electrically coupled to optical transmitting set in drain electrode;And use In the mechanism of this three terminal device of control, this mechanism is electrically coupled to the gate pole of this three terminal device.Formerly Before after the optical transmitting set that selected is cancelled selection, described mechanism connect rapidly three terminal device with It is formed at the conductive path between the source electrode of described three terminal device and drain electrode, thus by this conduction Path is described parasitic capacitance discharge.Voltage at common-anode drop to predetermined voltage level or After maximum time period terminates, described mechanism disconnects three terminal device.
In another embodiment, it is provided that a kind of have multiple optical transmitting set for elimination The circuit of the ghost image in display panel.This circuit includes that the first circuit branch, second circuit divide Prop up and tertiary circuit branch.First circuit branch, second circuit branch and described 3rd electricity Road branch electric coupling in parallel is between the common cathode and reference voltage of optical transmitting set.First circuit Branch forms the first conductive path, is cancelled selection with the optical transmitting set the most selected After, the parasitic capacitance in described display panel of charging rapidly.Second branch forms the second conductive path, With described parasitic capacitance of charging immediately after selecting next optical transmitting set.3rd branch is formed 3rd conductive path, charges in the case of being cancelled selection with previously selected optical transmitting set Described parasitic capacitance.
In another embodiment, it is provided that a kind of display panel.This display panel includes having common cathode The array of the optical transmitting set of pole, it is electrically coupled to the power supply of the anode of described optical transmitting set, selects electricity Road and for eliminating the circuit of ghost phenomena.Selection circuit includes for selecting one continuously Or multiple switches of multiple optical transmitting set.Charged electrical is included for eliminating the circuit of ghost phenomena Road, is used for eliminating ghost image, also includes discharge circuit, for eliminating the ghost image on display panel Effect, described discharge circuit includes ghost effect removing module, and it is electrically coupled to described light emission The anode of device, and described charging circuit includes ghost image cancellation module, and it is electrically coupled to institute State the common cathode of optical transmitting set.
Accompanying drawing explanation
Understand that following detailed description can easily understand that the present invention by combining appended accompanying drawing Teaching.
Fig. 1 shows the display panel including LED array of an embodiment according to the disclosure;
Fig. 2 shows the link topology of the display panel of an embodiment according to the disclosure;
Fig. 3 show according to the disclosure an embodiment for the ghost image eliminating in display panel The image calibrating circuit of effect;
Fig. 4 shows how timer protection operates in the image calibrating circuit shown in Fig. 3;
Fig. 5 shows the circuit for driving display panel according to another embodiment of the disclosure Schematic diagram;
Fig. 6 shows the sequential chart of drive circuit in Fig. 5;
Fig. 7 shows the embodiment of the ghost effect removing module of drive circuit in Fig. 5;
Fig. 8 shows the embodiment of the ghost image cancellation module of drive circuit in Fig. 5, weight Shadow image-erasing module includes the first circuit branch, second circuit branch and tertiary circuit branch;
Fig. 9 shows the schematic diagram of the first circuit branch of ghost image cancellation module in Fig. 8;
Figure 10 shows the schematic diagram of the time delay module of the first circuit branch in Fig. 9;
Figure 11 shows the schematic diagram of the protection module of the first circuit branch in Fig. 9;
Figure 12 shows the schematic diagram of the second circuit branch of ghost image cancellation module in Fig. 8;
Figure 13 shows the schematic diagram of the tertiary circuit branch of ghost image cancellation module in Fig. 8.
Detailed description of the invention
The multiple embodiments of the disclosure are described in detail below, appended shown in the drawings of these public affairs The example opened.Should be appreciated that Anywhere can be by the similar or phase being suitable in those accompanying drawings As reference, and similar or like reference can represent similar or like unit Part.
Accompanying drawing shows the most for illustrative purposes and embodiment of the disclosure.Those skilled in the art Member will easily recognize according to described below, in the situation of the basic principle without departing substantially from the disclosure Under there is alternative embodiment.
Fig. 1 shows the LED display board 100 of an embodiment according to the disclosure.Real at this Executing in example, LED display board 100 uses common-anode to configure.Usually, LED display board 100 Including LED current driver 120, the array of LED 110 and on-off circuit 130 with logical Power supply is provided to LED 110 by overvoltage source 140.In this embodiment, current driver 120 negative electrodes 110 being coupled to LED, and on-off circuit 130 is coupled to the anode of LED. As it is shown in figure 1, each pixel of display panel 100 is corresponding to LED (or LED Unit).It is understood that each pixel can include two or more can launch identical or not The LED of same color.Such as, a colored pixels can include three LED, in three Each can launch red, green and blue light respectively.
In the embodiment in figure 1, display panel 100 includes 16 scan lines.Every scan line Corresponding to 16 LED 110 of a line, and it is connected to switch.Therefore, in this embodiment In, on-off circuit 130 includes 16 switches.Additionally, in this embodiment, display panel 100 Including 16 row LED.As it is shown in figure 1, each column include 16 LED and its be connected to LED current driver.
By the row and column of the LED unit that interpolation adds, add what additional switch extremely added OK, additional LED current driver is added for additional row, it is possible to easily expander graphs 1 Shown configuration.In alternate embodiments, display matrix be sized to be scaled up to such as About 256 take advantage of 256.
Fig. 2 shows the connection topology of the display panel 200 of an embodiment according to the disclosure Figure.Display panel 200 includes the array of LED 210, is coupled to the LED of the negative electrode of LED 210 Driver 220, including the on-off circuit of the switch 230 of multiple anodes being coupled to LED 210 240 image calibrating circuits 260 and 270 coupled with LED 210 and on-off circuit 230, And the system controller 250 coupled with image calibrating circuit 260,270.On-off circuit 230 Optionally through voltage source 240, power supply is provided to LED 210.System controller 250 is controlled Imaged correcting circuit 260 and 270 is not intended to display at display panel to control sequential elimination The artifact (artifact) of such as ghost image or ghost effect on 200.
In certain embodiments, it is shown that and describe two image calibrating circuits 260 and 270. Image calibrating circuit 260 and 270 is coupled to every a line of LED array.Image calibrating circuit 260 and 270 are connected to system controller, system controller coordinates the two circuit 260 With 270 function, with realize sequencing contro and eliminate artifact.
Fig. 3 shows the embodiment of the circuit 260 and 270 for eliminating ghost effect.Figure The basic operation of the circuit 260/270 shown in 3 is as follows: when E1/ or E2 or E3 internally When " low " state switches to " high " state, after the time delay of 5 nanoseconds, decoder exports Become there is (i.e. " activation low ").When internal signal OE/ switches to from " low " state During " high " state (i.e. "off"), corresponding power switch component PMOS disconnects.? After the time delay of 10 nanoseconds, if CXB voltage is higher than 1.6V, then electric discharge NMOS will be connect Lead to and keep " on " until CX is discharged to the voltage levvl less than 1.6V.Put subsequently Electricity NMOS will be released by the comparator output.Select 1.6V reference voltage to be because it to be less than Little LED connects voltage, and in order to avoid the strong reverse bias voltage on LED simultaneously. But, reference voltage can be in the range of the 95% to 105% of its normal value.
Fig. 4 shows how timer protection operates in the image calibrating circuit shown in Fig. 3. Such as, if CX voltage levvl is always above the reference voltage of 1.6V, then discharge NMOS To be switched on and keep " on ".If CX voltage levvl is maintained at ripple near reference voltage Dynamic, then electric discharge NMOS will be the most changeable (chopping).Accordingly, it would be desirable to timer is prevented Only such high electric current risk.When YX internally switches to " high " state from " low " state Time, timer counting starts.At the end of the time period of 500 nanoseconds, discharge NMOS by disabling, And do not consider CX voltage levvl, until the internal switching of YX next time.
Upper electric protection work is as follows: for preventing any other high electric current risk at power up phase, Por signal is introduced circuit 260/270.Release timer and electric discharge NMOS are until power supply Reach normal voltage.
Referring now to Fig. 5, it is shown that according to another embodiment of the disclosure be used for drive display The circuit of plate.In this embodiment, display panel uses common cathode configuration.Circuit can include using In the ghost effect eliminated in the display panel of common cathode configuration and/or the image calibration of ghost image Positive module.For exemplary purposes, illustrate only in Figure 52 optical transmitting set 510A and 510B.It is understood that display panel can include any suitable number can array in columns and rows Or the optical transmitting set arranged.
In this embodiment, optical transmitting set 510A and 510B is placed on adjacent but separate sweeps Retouch on line.It addition, the common cathode 514 of optical transmitting set 510A and 510B be connected to Switch 530A and 530B.Additionally, the anode 512 of optical transmitting set 510A and 510B is connected It is connected to power supply 520.Can switch on and off out by sending signal through port YXA and YXB Close 530A and 530B, in order to properly select the scanning of light emitting diode 510A and 510B Line.
Fig. 6 shows the exemplary timing chart for driving display panel shown in Fig. 5.At figure In 6, the higher value of switch 530A or 530B (SWA or SWB) represents logical one, And relatively low value represents logical zero.The higher value deenergization 520 of " GATEi ", and Relatively low value switches on power 520.Sequential chart 610 represents the logic shape of switch 530A or SWA State.Sequential chart 620 represents the logic state of switch 530B or SWB.Sequential chart 630 table Show the input signal (such as pulse width modulation (PWM) signal) for controlling power supply 520. Sequential chart 640 represents the electric current I flowing through optical transmitting set 510AA
Referring again to Fig. 5, display panel there may be stray capacitance 505A and 505B, work as switch When 530A with 530B connects and/or disconnects, stray capacitance can cause optical transmitting set 510A and The nonideal luminescence of 510B.Such as, as it can be seen in figures 5 and 6, disconnect when switching 530 and work as When switch 530B connects, optical transmitting set 510A should be disconnected and no longer luminous. But, due to the electric charge being stored in stray capacitance 505A, in optical transmitting set 510A still It is likely to be formed current spike 642, thus causes optical transmitting set 510 to send of short duration flash of light.This Of short duration flash of light produces the virtual images being known as ghost image on the display panel.
Similarly, when switching 530A and connecting and switch 530B disconnection, even if power supply 520 It is turned off, owing to remaining in the residual charge in stray capacitance 505A, at optical transmitting set 510 In be still likely to be formed current spike 644.Therefore, optical transmitting set 510 is when it should turn off Wait and still send of short duration flash of light.This is commonly called ghost effect.
In order to eliminate the ghost image in display panel and ghost effect, the circuit in Fig. 5 is further Including ghost effect removing module 560 and ghost image cancellation module 570.In this embodiment, Module 560 is electrically coupled to the anode 512 of optical transmitting set 510A and 510B.Should be appreciated that In alternate embodiment, module 560 can integrate with power supply 520.Additionally, it is real at this Executing in example, module 570 can include submodule 570A and 570B, and it can distinguish electric coupling (being total to) negative electrode 514 to optical transmitting set 510A and 510B.
Fig. 7 shows the embodiment of the ghost effect removing module of circuit in Fig. 5.Such as Fig. 7 Shown in, module 560 includes PMOS transistor 710 and nmos pass transistor 720.At this In embodiment, the source class of transistor 710 is coupled to the anode of optical transmitting set 510A and 510B 512;The drain electrode of transistor 710 is coupled to the drain electrode of transistor 720;And transistor 720 Source class ground connection.Additionally, the gate pole of transistor 710 is coupled to reference voltage Vref-GE, and brilliant The gate pole of body pipe 720 is coupled to generate the control circuit of pwm control signal GATEi. When control signal GATEi is high (power supply 520 in Fig. 5 turns off), pass through transistor 710 and 720 anodes 512 that can drag down optical transmitting set 510A.Transistor 710 can be by joining Examine voltage Vref-GEControlling, reference voltage is about 0.6-1.6V, depends on optical transmitting set 510A It is red LED or green/blue LED with 510B.
Fig. 8 shows the embodiment of the ghost image cancellation module 570 of circuit in Fig. 5.As Shown in figure, module 570 includes first (pull-up) circuit branch, 810, second (pull-up) electricity Road branch 820 and the 3rd (pull-up) circuit branch 830.First circuit branch 810 can be with Reference voltage source VREF1, terminal YXA, clock signal clk and the light of switch 530A The common cathode CX of emitter 510A and 510B or 514 electric couplings.Second circuit branch 820 Can be with the first circuit branch 810, reference voltage source VREF1, common cathode CX electric coupling. Tertiary circuit branch 830 can be with reference voltage source VREF1, terminal YXA and common cathode CX electric coupling.
In one embodiment, first, second, and third circuit branch 810,820 and 830 Can include there is first resistance of the first impedance R1, have the of the second impedance R2 respectively Two resistance and the 3rd resistance with the 3rd impedance R3.In one embodiment, the first impedance R1 is substantially less than the second impedance R2, and the second impedance R2 is substantially less than the described 3rd Impedance R3 (i.e. R1 < < R2 < < R3).Therefore, three branches 810,820 and 830 have Different upper pulling forces, wherein the first pull-up branch 810 is the strongest.
Fig. 9 shows the signal of the first branch 810 according to another embodiment of the disclosure Figure.In this embodiment, the first branch 810 includes PMOS transistor 910, has first The resistance 920 of impedance R1, for comparison reference voltage VRef-GIWith the letter from common cathode CX Number comparator 930, inverter the 940, first AND gate the 950, second AND gate 960, time delay module 970 and protection module 980.
In this embodiment, the first branch 810 is the strongest path, and it can be at switch 530A Disconnect (that is, terminal YXA step-down) afterwards after of short duration time delay (such as 10 nanosecond) Pull-up common cathode CX.In this embodiment it is possible to by using time delay module 970 to realize Of short duration delay.Figure 10 shows the example of time delay module 970.
From common cathode CX through resistance 920 and transistor 910 to reference voltage VREF's 1 Current path can remain up until the electromotive force at common cathode CX rises to Vref-GI.In order to protect Protection circuit, can use protection module 980 to terminate at maximum time period (such as, 300 nanosecond) Turn-off current path later.Figure 11 shows the example of protection module 980.
Comparator 930 may be used for comparing the electromotive force of common cathode CX and reference voltage Vref-GI。 Once the electromotive force of common cathode CX reaches reference voltage Vref-GI, the output of comparator 930 is permissible Disconnect transistor 910.As shown in figure 11, protection module 980 can include digit counter 985, it can be used for counting the maximum pull-up time.Once reach maximum time restriction, then turn off Transistor 910.In one embodiment, maximum time was limited to for 300 nanoseconds.
Figure 12 shows the second circuit branch 820 of ghost image cancellation module 570 in Fig. 8 Schematic diagram.Second electric current branch includes PMOS transistor 1210, has the electricity of impedance R2 Resistance 1220, rising edge pulse generator 1230.When switching 530B and being connected by rising signals, Rising edge pulse generator 1230 receives rising signals this rising signals being converted into and has pre- The pulse signal of fixed width degree.In this embodiment, the width of pulse signal was about 30 nanoseconds. Pulse signal is then passed on to the gate pole of transistor 1210, to be formed from common cathode CX warp Cross resistance 1220 and second path of transistor 1210 to reference voltage VREF 1.Work as switch 530B connects (that is, terminal YXB uprises) and continues 30 nanoseconds (width of pulse signal) Time, this is effective.Second path can compensate to be connected and common cathode CX at switch 530B Decline owing to electric capacity couples the electromotive force at common cathode CX caused when declining suddenly.Real at this Executing in example, the impedance R2 of the resistance 1220 in the second branch 820 is substantially greater than the first branch The impedance R1 of the resistance 920 in 810.
Figure 13 shows the tertiary circuit branch 830 of ghost image cancellation module 570 in Fig. 8 Schematic diagram.3rd branch 830 includes PMOS transistor 1310 and has impedance R3 Resistance 1320.When switching 530A and disconnecting (i.e. terminal YXA step-down), formed from altogether 3rd path of negative electrode CX to reference voltage VREF 1.3rd path can carry little (example As, milliampere magnitude) by the electric current of resistance 1320.As long as switch 530A disconnects (i.e., Terminal YXA is for disconnecting), the 3rd path is switched on.3rd path can compensate from terminal YXA Leakage current to ground.In this embodiment, the resistance of the resistance 1320 in the 3rd branch 830 Anti-R3 is substantially greater than the impedance R2 of the resistance 1220 in the second branch 820.
Describe in detail and embodiment of the disclosure.For a person skilled in the art, warp Crossing and consider and put into practice the disclosure, other embodiments will be apparent from.Therefore specification and drawings should It is exemplary and explanatory for being considered merely as, and the true scope of the disclosure is in claim Book illustrates.

Claims (24)

1. one kind is used for being to have the parasitic capacitance discharge in the display panel of multiple optical transmitting set Circuit, including:
Three terminal device, it has gate pole, source electrode and a drain electrode, wherein said source electrode and described A common-anode being electrically coupled to described optical transmitting set in drain electrode;And
For controlling the mechanism of described three terminal device, described mechanism is electrically coupled to described three ends The described gate pole of equipment, wherein, described mechanism includes comparator, time delay module and protection Module;
Wherein, after the optical transmitting set the most selected is cancelled selection, described mechanism Connect rapidly described three terminal device to be formed at described source electrode and the institute of described three terminal device State the conductive path between drain electrode, thus be described parasitic capacitance by described conductive path Electric discharge;And
Wherein, the voltage at described common-anode drop to preset reference voltage level it After, described mechanism disconnects described three terminal device.
Circuit the most according to claim 1, also includes that electric coupling is in described source electrode and institute State the resistance between one in drain electrode and described common-anode.
Circuit the most according to claim 1, wherein said preset reference voltage scope exists Between 1.6V to 2.0V.
Circuit the most according to claim 1, wherein, described time delay module is a bit of Described three terminal device is connected after time.
Circuit the most according to claim 4, wherein, the described a bit of time is 10 to receive Second.
Circuit the most according to claim 1, wherein, once maximum time period terminates, Described protection module disconnects described three terminal device.
Circuit the most according to claim 1, wherein, described comparator is by described common anode Described voltage at pole is compared with described preset reference voltage, and at the most described common-anode Described voltage less than or equal to described preset reference voltage, described comparator disconnects described three ends Equipment.
8. one kind is used for elimination ghost image in the display panel with multiple optical transmitting set Circuit, described circuit includes:
First circuit branch;
Second circuit branch;And
Tertiary circuit branch;
Wherein, described first circuit branch, described second circuit branch and described tertiary circuit Branch's electric coupling in parallel is between the common cathode and reference voltage of described optical transmitting set;
Wherein, described first circuit branch forms the first conductive path, with the most selected After optical transmitting set is cancelled selection, the parasitic capacitance in described display panel of charging rapidly;
Wherein, described second circuit branch forms the second conductive path, to select next light Charge immediately after emitter described parasitic capacitance;And
Wherein, described tertiary circuit branch forms the 3rd conductive path, with the most selected Optical transmitting set charges in the case of being cancelled selection described parasitic capacitance.
Circuit the most according to claim 8, wherein, described first circuit branch includes Having the first resistance of the first impedance, described second circuit branch includes with the second impedance Two resistance, and described tertiary circuit branch includes the 3rd resistance with the 3rd impedance.
Circuit the most according to claim 9, wherein, described first impedance is the least In described second impedance, and described second impedance is substantially less than described 3rd impedance.
11. circuit according to claim 8, wherein, described first circuit branch includes:
First three terminal device, it has gate pole, source electrode and a drain electrode, wherein said source electrode and One in described drain electrode is electrically coupled to described common cathode;And
For controlling the mechanism of described first three terminal device, described mechanism is electrically coupled to described The described gate pole of the first three terminal device;
Wherein, after the optical transmitting set the most selected is cancelled selection, described mechanism Described first three terminal device of connection is to form described first conductive path rapidly, thus passes through Described first conductive path is the charging of described parasitic capacitance;And
Wherein, the voltage at described common cathode rises to predetermined voltage level or in maximum After time period terminates, described mechanism disconnects described first three terminal device.
12. circuit according to claim 8, wherein, described second circuit branch includes Second three terminal device and rising edge pulse generator.
13. circuit according to claim 12, wherein, have selected next light emission After device, described rising edge pulse generator produces pulse signal, to connect described two or three end Equipment, forms described second conductive path with this.
14. circuit according to claim 13, wherein, the pulse width of described pulse signal Degree was 30 nanoseconds.
15. 1 kinds of display panels, including:
The array of optical transmitting set, it has common cathode;
Power supply, it is electrically coupled to the anode of described optical transmitting set;
Selection circuit, it includes multiple switch, for selecting one or more light emission continuously Device;
For eliminating the circuit of ghost phenomena, including charging circuit, be used for eliminating ghost image with And discharge circuit, for eliminating the ghost effect on described display panel, described discharge circuit includes Ghost effect removing module, it is electrically coupled to the described anode of described optical transmitting set, and described Charging circuit includes ghost image cancellation module, and it is electrically coupled to the described common of described optical transmitting set Negative electrode;
Described ghost effect removing module includes the three terminal device with gate pole, source electrode and drain electrode, In described source electrode and described drain electrode one is electrically coupled to the described anode of described optical transmitting set;
Described ghost image cancellation module includes the first circuit branch;Second circuit branch;And Tertiary circuit branch;Wherein, described first circuit branch, described second circuit branch and institute State tertiary circuit branch electric coupling in parallel in the described common cathode of described optical transmitting set and reference Between voltage.
16. display panels according to claim 15, wherein, described first circuit branch Form the first conductive path, after being cancelled selection with the optical transmitting set the most selected, fast Parasitic capacitance in the speed described display panel of charging.
17. display panels according to claim 16, wherein, described second circuit branch shape Become the second conductive path, with the described parasitic electricity that charges immediately after selecting next optical transmitting set Hold.
18. display panel according to claim 17, wherein, described tertiary circuit branch shape Become the 3rd conductive path, fill in the case of being cancelled selection with the optical transmitting set the most selected The described parasitic capacitance of electricity.
19. 1 kinds for for having the parasitic capacitance discharge in the display panel of multiple optical transmitting set Circuit, including:
Three terminal device, it has gate pole, source electrode and a drain electrode, wherein said source electrode and described A common-anode being electrically coupled to described optical transmitting set in drain electrode;And
For controlling the mechanism of described three terminal device, described mechanism is electrically coupled to described three ends The described gate pole of equipment, wherein, described mechanism includes comparator, time delay module and protection Module;
Wherein, after the optical transmitting set the most selected is cancelled selection, described mechanism Connect rapidly described three terminal device to be formed at described source electrode and the institute of described three terminal device State the conductive path between drain electrode, thus be described parasitic capacitance by described conductive path Electric discharge;And
Wherein, after maximum time period terminates, described mechanism disconnects described three terminal device.
20. circuit according to claim 19, also include electric coupling at described source electrode and The resistance between one and described common-anode in described drain electrode.
21. circuit according to claim 19, wherein, described time delay module is little one Described three terminal device is connected after the section time.
22. circuit according to claim 21, wherein, the described a bit of time is 10 Nanosecond.
23. circuit according to claim 19, wherein, the most described maximum time period Terminating, described protection module disconnects described three terminal device.
24. circuit according to claim 19, wherein, described comparator is by described common Voltage at anode is compared with preset reference voltage, and described at the most described common-anode Voltage is less than or equal to described preset reference voltage, and described comparator disconnects described three terminal device.
CN201210181927.0A 2012-02-15 2012-05-28 A kind of circuit of the ghost phenomena for eliminating in the display panel with optical transmitting set Active CN103258499B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/397,669 2012-02-15
US13/397,669 US9047810B2 (en) 2011-02-16 2012-02-15 Circuits for eliminating ghosting phenomena in display panel having light emitters

Publications (2)

Publication Number Publication Date
CN103258499A CN103258499A (en) 2013-08-21
CN103258499B true CN103258499B (en) 2016-08-17

Family

ID=48964004

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210181927.0A Active CN103258499B (en) 2012-02-15 2012-05-28 A kind of circuit of the ghost phenomena for eliminating in the display panel with optical transmitting set

Country Status (1)

Country Link
CN (1) CN103258499B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103929864B (en) * 2014-05-06 2015-11-25 深圳市绿源半导体技术有限公司 For Charge controlled method and device, the LED drive circuit of LED drive circuit
WO2022000315A1 (en) * 2020-06-30 2022-01-06 华为技术有限公司 Pixel driver circuit

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101004894A (en) * 2006-10-20 2007-07-25 北京巨数数字技术开发有限公司 Scan type LED display unit, and method for eliminating latent brightness of previous line
CN201130517Y (en) * 2007-11-28 2008-10-08 康佳集团股份有限公司 LED scanning circuit
CN102142230A (en) * 2011-03-31 2011-08-03 广州杰赛科技股份有限公司 LED (Light Emitting Diode) scanning screen blanking method, device and LED scanning screen

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100913523B1 (en) * 2007-12-13 2009-08-21 주식회사엘디티 LED driving device for removing afterimage phenomenon of LED panel and method driving thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101004894A (en) * 2006-10-20 2007-07-25 北京巨数数字技术开发有限公司 Scan type LED display unit, and method for eliminating latent brightness of previous line
CN201130517Y (en) * 2007-11-28 2008-10-08 康佳集团股份有限公司 LED scanning circuit
CN102142230A (en) * 2011-03-31 2011-08-03 广州杰赛科技股份有限公司 LED (Light Emitting Diode) scanning screen blanking method, device and LED scanning screen

Also Published As

Publication number Publication date
CN103258499A (en) 2013-08-21

Similar Documents

Publication Publication Date Title
US9047810B2 (en) Circuits for eliminating ghosting phenomena in display panel having light emitters
CN105938703B (en) The driving chip, driving circuit and driving method of LED ghosts can be eliminated
CN106952610B (en) Shadow eliminating control circuit and method for LED display screen
TW511067B (en) Organic EL display device and method for driving the same
EP1964447B1 (en) Circuit-arrangement for modulating an led and method for operating same
US20160365057A1 (en) Liquid crystal display panel and driving method thereof
US8659514B2 (en) LED matrix driver ghost image prevention apparatus and method
US8525424B2 (en) Circuitry and method for driving LED display
CN211181600U (en) L ED display screen constant current driving device and its pre-charging circuit
KR101119261B1 (en) Driver for light source
CN106531082B (en) A kind of pixel-driving circuit, display panel, display equipment and image element driving method
CN103489408A (en) Display screen drive control circuit and display screen
TW201703016A (en) Light emitting diode display system including a plurality of voltage followers, a plurality of current sources, and a plurality of pixel units
CN110088824A (en) Light supply apparatus, light emitting device and display device
CN103744204A (en) Display device and method for preventing picture flicker
CN107274832A (en) Drive circuit and display device
CN103258499B (en) A kind of circuit of the ghost phenomena for eliminating in the display panel with optical transmitting set
CN210295860U (en) Circuit for self-adaptively eliminating LED ghost and coupling and protecting self-inspection
US11257419B2 (en) Current driving digital pixel apparatus for micro light emitting device array
CN204102540U (en) LED display scanning monitor and encoded control chip
CN106057127A (en) Display device and driving method thereof
CN112771779A (en) Multi-channel pulse current generator with charging function
JP4659292B2 (en) Capacitive light emitting device display panel drive device
CN115223491A (en) Light emitting display device and driving apparatus thereof
EP0360117A3 (en) Circuit for driving a capacitive load

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant