CN103051829B - Raw image data noise reduction system based on FPGA platform and noise-reduction method - Google Patents

Raw image data noise reduction system based on FPGA platform and noise-reduction method Download PDF

Info

Publication number
CN103051829B
CN103051829B CN201210526985.2A CN201210526985A CN103051829B CN 103051829 B CN103051829 B CN 103051829B CN 201210526985 A CN201210526985 A CN 201210526985A CN 103051829 B CN103051829 B CN 103051829B
Authority
CN
China
Prior art keywords
data
noise
module
cached
row
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210526985.2A
Other languages
Chinese (zh)
Other versions
CN103051829A (en
Inventor
戴林
唐波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tiandi Weiye Technology Co., Ltd.
Original Assignee
Tianjin Tiandy Digital Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tianjin Tiandy Digital Technology Co Ltd filed Critical Tianjin Tiandy Digital Technology Co Ltd
Priority to CN201210526985.2A priority Critical patent/CN103051829B/en
Publication of CN103051829A publication Critical patent/CN103051829A/en
Application granted granted Critical
Publication of CN103051829B publication Critical patent/CN103051829B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

A kind of raw image data noise reduction system based on FPGA platform and noise-reduction method, including: template generation module, mean filter module, data analysis select module and data outputting module, and above-mentioned each sequence of modules is connected;Template generation module arranges 5 FIFO memory;Mean filter module carries out mean filter process to raw image data, noise variance;Data analysis selects module, and according to view data and corresponding noise, the value under different step-lengths calculates the scope of each step-length hypograph signal, selects optimum step-length according to this scope.The present invention uses mean filter to filter noise, calculates the average under different step-length, by analyzing noise information, the mean filter result of adaptively selected optimal step size.The present invention is applied to the noise reduction of real-time video initial data, has the advantages that implementation complexity is low, anti-acoustic capability is good.

Description

Raw image data noise reduction system based on FPGA platform and noise-reduction method
Technical field
The present invention relates to the technical field of Computer Vision, a kind of original image number based on FPGA platform According to noise reduction system and noise-reduction method.
Background technology
The noise being mixed into during imageing sensor gathers picture signal is mainly Gaussian noise and salt-pepper noise, wherein Gaussian noise becomes Gauss distribution, is mainly produced by resistive components and parts are internal, and that the cutting of salt-pepper noise mainly image causes is black White point noise on image or photoelectric conversion process produce poisson noise.The main target of video image denoising is to filter wherein Noise, kept detailed information as far as possible simultaneously, and required the video image after noise reduction reduces owing to filtering introduces Vision degrades.
Video image denoising technology is not only able to noise, the raising video image subjective vision matter filtering in video image Amount, and significant for subsequent treatment tasks such as compressed encoding, target recognition and tracking, frame frequency liftings.Existing regards Frequently image noise reduction algorithm can be divided into two classes: pixel domain noise reduction algorithm in early days and Transformation Domain noise reduction algorithm in recent years.
According to the filter range of wave filter, pixel domain noise reduction algorithm can be divided into time-domain filtering algorithm and space-time filtering is calculated Method.Time-domain filtering algorithm utilizes the dependency in video image time domain to suppress noise, is typically based on motion estimation/motion compensation Method obtains time domain prediction;And space-time filtering algorithm be utilize in video image three dimensions empty time dependency filter and make an uproar Sound.The major defect of pixel domain noise reduction algorithm is exactly to be readily incorporated time domain in the video image after noise reduction to degrade, excessively smooth Spatial domain degrades, and does not the most also have a kind of noise reduction algorithm being suitable for multiple level of noise.Additionally, in pixel domain noise reduction algorithm The relevant informations used in estimation acquisition time domain more, but the existence of noise easily affects the accuracy of estimation, thus Reduce anti-acoustic capability.
Summary of the invention
The technical problem to be solved in the present invention be to provide a kind of raw image data noise reduction system based on FPGA platform and Noise-reduction method.
The present invention solves that technical problem is adopted the technical scheme that present in known technology:
The raw image data noise reduction system based on FPGA platform of the present invention, it is characterised in that including: template generation mould Block, mean filter module, data analysis select module and data outputting module, and above-mentioned each sequence of modules is connected;Template generation Module arranges 5 FIFO memory, respectively FIFO1, FIFO2, FIFO3, FIFO4 and FIFO5;Mean filter module is to former Beginning view data, noise variance carry out mean filter process, and its output result selects the input of module as data analysis;Data Analyze and select module to be connected between mean filter module and data outputting module.
The raw image data noise-reduction method based on FPGA platform of the present invention, comprises the following steps:
A, vedio data are input to template generation module, the neighborhood template of use 1 × 5 row data to video image Process, respectively odd-numbered line vedio data and even number line vedio data are processed, result is cached To 5 FIFO, each FIFO can cache data line, and when the 5th row data arrive, 5 FIFO have cached a line Data, have cached the 1st row data in FIFO1, cached the 2nd row data in FIFO2, and FIFO3 has cached the 3rd row data, FIFO4 Cache the 4th row data, FIFO5 has cached the 5th row data, calculate corresponding noise side according to the amplitude size of input noise Difference;
B, the 5 row raw video image data and the noise variance that are produced template generation module by mean filter module are entered Row mean filter processes, and calculates raw video image data average under 1,1 × 2,3 × 4 three class step-lengths, and each corresponding Noise variance average, by result output to data analysis select module;
C: according to vedio data and corresponding noise, the value under different step-lengths calculates each step-length hypograph signal Scope, select optimum step-length according to this scope;
D, export data by data outputting module.
The present invention has the advantage that with good effect:
In the raw image data noise reduction system based on FPGA platform of the present invention and noise-reduction method, use mean filter Filter noise, calculate the average under different step-length, by analyzing noise information, the mean filter of adaptively selected optimal step size Result.The present invention is applied to the noise reduction of real-time video initial data, has the advantages that implementation complexity is low, anti-acoustic capability is good.
Accompanying drawing explanation
Fig. 1 is the schematic diagram of the raw image data noise reduction system based on FPGA platform of the present invention.
Detailed description of the invention
Referring to the drawings and embodiment the present invention will be described in detail.
Fig. 1 is the schematic diagram of the raw image data noise reduction system based on FPGA platform of the present invention.
As it is shown in figure 1, the raw image data noise reduction system based on FPGA platform of the present invention, it is characterised in that including: Template generation module, mean filter module, data analysis select module and data outputting module, and above-mentioned each sequence of modules is connected Connect;Template generation module arranges 5 FIFO memory, respectively FIFO1, FIFO2, FIFO3, FIFO4 and FIFO5;Average Filtration module carries out mean filter process to raw image data, noise variance, and its output result selects mould as data analysis The input of block;Data analysis selects module to be connected between mean filter module and data outputting module.
The ultimate principle of mean filter is: use the initial value that the average of point the most adjoining for certain some A replaces A.This Invention have employed the mean filter of different step-length, respectively 1,1 × 2,3 × 4, use this three classes step-length, can be effectively real The primary Calculation of existing noise reduction.
The raw image data noise-reduction method based on FPGA platform of the present invention, comprises the following steps:
A, vedio data are input to template generation module, the neighborhood template of use 1 × 5 row data to video image Process, respectively odd-numbered line vedio data and even number line vedio data are processed, result is cached To 5 FIFO, each FIFO can cache data line, and when the 5th row data arrive, 5 FIFO have cached a line Data, have cached the 1st row data in FIFO1, cached the 2nd row data in FIFO2, and FIFO3 has cached the 3rd row data, FIFO4 Cache the 4th row data, FIFO5 has cached the 5th row data, calculate corresponding noise side according to the amplitude size of input noise Difference;
B, the 5 row raw video image data and the noise variance that are produced template generation module by mean filter module are entered Row mean filter processes, and calculates raw video image data average under 1,1 × 2,3 × 4 three class step-lengths, and each corresponding Noise variance average, by result output to data analysis select module;
C: according to vedio data and corresponding noise, the value under different step-lengths calculates each step-length hypograph signal Scope, select optimum step-length according to this scope;
D, export data by data outputting module.
The above, be only presently preferred embodiments of the present invention, and the present invention not makees any pro forma restriction, though So the present invention is open as above with preferred embodiment, but, it is not limited to the present invention, any technology people being familiar with this specialty Member, in the range of without departing from technical solution of the present invention, can utilize the technology contents of announcement to make a little change or modification certainly, becomes For the Equivalent embodiments of equivalent variations, as long as being the content without departing from technical solution of the present invention, the technical spirit of the foundation present invention Any simple modification, equivalent variations and the modification being made above example, belongs in the range of technical solution of the present invention.

Claims (1)

1. an initial data noise-reduction method for raw image data noise reduction system based on FPGA platform, comprises the following steps:
A, vedio data are input to template generation module, use the neighborhood template of 1 × 5 to enter the row data of video image Row processes, and processes odd-numbered line vedio data and even number line vedio data respectively, result is cached to 5 Individual FIFO, each FIFO can cache data line, and when the 5th row data arrive, 5 FIFO have cached a line Data, have cached the 1st row data in FIFO1, cached the 2nd row data in FIFO2, and FIFO3 has cached the 3rd line number According to, FIFO4 has cached the 4th row data, has cached the 5th row data in FIFO5, calculates according to the amplitude size of input noise Corresponding noise variance;
B, the 5 row raw video image data and the noise variance that are produced template generation module by mean filter module are carried out Mean filter processes, and calculates raw video image data average under 1,1 × 2,3 × 4 three class step-lengths, and each corresponding Noise variance average, by result output to data analysis select module;
C, go out each step-length hypograph letter according to vedio data and noise variance mean value computation corresponding under different step-lengths Number scope, according to this scope select optimum step-length;
D, export data by data outputting module.
CN201210526985.2A 2012-12-10 2012-12-10 Raw image data noise reduction system based on FPGA platform and noise-reduction method Active CN103051829B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210526985.2A CN103051829B (en) 2012-12-10 2012-12-10 Raw image data noise reduction system based on FPGA platform and noise-reduction method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210526985.2A CN103051829B (en) 2012-12-10 2012-12-10 Raw image data noise reduction system based on FPGA platform and noise-reduction method

Publications (2)

Publication Number Publication Date
CN103051829A CN103051829A (en) 2013-04-17
CN103051829B true CN103051829B (en) 2016-12-21

Family

ID=48064321

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210526985.2A Active CN103051829B (en) 2012-12-10 2012-12-10 Raw image data noise reduction system based on FPGA platform and noise-reduction method

Country Status (1)

Country Link
CN (1) CN103051829B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105915762B (en) * 2016-01-18 2019-11-29 上海斐讯数据通信技术有限公司 Noise pixel adaptive filter method and noise pixel Avaptive filtering system
CN106327447B (en) * 2016-08-30 2019-05-03 天津天地伟业物联网技术有限公司 Airspace and pixel domain based on FPGA platform mix noise-reduction method
CN109544469A (en) * 2018-11-07 2019-03-29 南京信息工程大学 A kind of discrete Kalman's self-adapting image denoising system based on FPGA
CN110992239B (en) * 2019-11-14 2023-03-24 中国航空工业集团公司洛阳电光设备研究所 Image time domain filtering and displaying method based on single DDR3 chip

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1968419A (en) * 2005-11-16 2007-05-23 三星电子株式会社 Image encoding method and apparatus and image decoding method and apparatus using characteristics of the human visual system
CN101141572A (en) * 2006-09-07 2008-03-12 索尼株式会社 Image-data processing apparatus, image-data processing method, and imaging system
CN101394554A (en) * 2008-09-28 2009-03-25 湖北科创高新网络视频股份有限公司 Adaptive frequency hopping method and device
CN102306377A (en) * 2011-09-21 2012-01-04 深圳市理邦精密仪器股份有限公司 Method and device for reducing noise in ultrasound image
CN102752483A (en) * 2012-06-12 2012-10-24 天津天地伟业数码科技有限公司 Filtering noise reduction system and filtering noise reduction method based on FPGA (field programmable gate array) platform

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008081185A2 (en) * 2007-01-04 2008-07-10 British Telecommunications Public Limited Company Video signal encoding with iterated re-encoding

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1968419A (en) * 2005-11-16 2007-05-23 三星电子株式会社 Image encoding method and apparatus and image decoding method and apparatus using characteristics of the human visual system
CN101141572A (en) * 2006-09-07 2008-03-12 索尼株式会社 Image-data processing apparatus, image-data processing method, and imaging system
CN101394554A (en) * 2008-09-28 2009-03-25 湖北科创高新网络视频股份有限公司 Adaptive frequency hopping method and device
CN102306377A (en) * 2011-09-21 2012-01-04 深圳市理邦精密仪器股份有限公司 Method and device for reducing noise in ultrasound image
CN102752483A (en) * 2012-06-12 2012-10-24 天津天地伟业数码科技有限公司 Filtering noise reduction system and filtering noise reduction method based on FPGA (field programmable gate array) platform

Also Published As

Publication number Publication date
CN103051829A (en) 2013-04-17

Similar Documents

Publication Publication Date Title
CN101303764B (en) Method for self-adaption amalgamation of multi-sensor image based on non-lower sampling profile wave
CN104240240B (en) A kind of infrared small target detection method and system based on FPGA
CN102890820B (en) Based on shearlet conversion and the image de-noising method of Wiener filtering
CN107464226B (en) A kind of image de-noising method based on improvement two-dimensional empirical mode decomposition algorithm
CN110889895B (en) Face video super-resolution reconstruction method fusing single-frame reconstruction network
CN103051829B (en) Raw image data noise reduction system based on FPGA platform and noise-reduction method
CN109587560A (en) Method for processing video frequency, device, electronic equipment and storage medium
CN110263706A (en) A kind of haze weather Vehicular video Detection dynamic target and know method for distinguishing
CN104506755B (en) HD video based on FPGA automates defogging method in real time
CN102752483A (en) Filtering noise reduction system and filtering noise reduction method based on FPGA (field programmable gate array) platform
CN102930512A (en) HSV (Hue, Saturation and Value) color space based underwater image enhancing method by combining with Retinex
CN104077746B (en) Gray level image processing method and its device
CN111179189A (en) Image processing method and device based on generation countermeasure network GAN, electronic equipment and storage medium
CN105931246A (en) Fabric flaw detection method based on wavelet transformation and genetic algorithm
CN102306381A (en) Method for fusing images based on beamlet and wavelet transform
CN105676230B (en) Real-time fishing net autonomous classification device and recognition methods for the navigation of underwater avoidance
CN102263885A (en) Method for denoising image sequence
CN104125474A (en) Self-adaptive night viewing video denoising method
CN103258318B (en) A kind of image noise reduction disposal route and system
CN115409872B (en) Image optimization method for underwater camera
CN108198140A (en) Three-dimensional collaboration filtering and noise reduction method based on NCSR models
CN110197471B (en) Image contrast enhancement method
CN110942425A (en) Reconstruction method and reconstruction system of super-resolution image and electronic equipment
Zhang et al. A Novel De-noising Model Based on Independent Component Analysis and Beamlet Transform.
CN109859128A (en) A kind of interaction systems switching filtering method based on Bayesian Estimation switching law

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP03 Change of name, title or address
CP03 Change of name, title or address

Address after: 300384 Tianjin Xiqing District Huayuan Industrial Area (outside the ring) 8 hahihua two road.

Patentee after: Tiandi Weiye Technology Co., Ltd.

Address before: 300384 Tianjin Xiqing District Huayuan new technology Industrial Park (outside the ring) 8 hahihua two road.

Patentee before: Tianjin Tiandy Digital Technology Co., Ltd.