CN103019973B - Interactive data system and method - Google Patents

Interactive data system and method Download PDF

Info

Publication number
CN103019973B
CN103019973B CN 201210508999 CN201210508999A CN103019973B CN 103019973 B CN103019973 B CN 103019973B CN 201210508999 CN201210508999 CN 201210508999 CN 201210508999 A CN201210508999 A CN 201210508999A CN 103019973 B CN103019973 B CN 103019973B
Authority
CN
Grant status
Grant
Patent type
Prior art keywords
data
command
module
output
fifo
Prior art date
Application number
CN 201210508999
Other languages
Chinese (zh)
Other versions
CN103019973A (en )
Inventor
任帆
林灏勛
Original Assignee
华为技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Abstract

本发明公开了一种交互数据的系统和方法,属于电子领域。 The present invention discloses a system and method for exchanging data, belongs to the field of electronics. 所述系统包括:数字信号处理器、硬件加速器、命令解析模块、先入先出数据模块和存储模块;本发明通过先入先出数据模块根据命令解析模块对数字信号处理器发送的数据输出请求命令进行解析得到的先入先出数据模块的输入开通命令接收数字信号处理器发送的数据,并将数据发送至存储模块,先入先出数据模块根据命令解析模块对数字信号处理器的数据接收请求命令进行解析得到的先入先出数据模块的输出开通命令接收存储模块发送的经硬件加速器处理后的数据,并将处理后的数据输出至数字信号处理器,从而实现了交互数据的实时性,提高了系统性能。 The system comprising: a digital signal processor, a hardware accelerator, command analysis module, FIFO data module and a storage module; the present invention by a data FIFO data output request command module command analysis module to be transmitted digital signal processor parsed data FIFO opening command input module receives data transmitted from the digital signal processor, and transmits the data to the storage module, a data FIFO module receives the data request command command analysis module for analyzing a digital signal processor data obtained FIFO data module output opening command receiving module stores transmission processing by a hardware accelerator, and outputs the processed data to the digital signal processor, enabling real-time interactive data, system performance is improved .

Description

交互数据的系统和方法 Interactive data system and method

技术领域 FIELD

[0001] 本发明涉及电子领域,特别涉及一种交互数据的系统和方法。 [0001] The present invention relates to the field of electronics, and more particularly to a system and method for exchanging data.

背景技术 Background technique

[0002] 传统的数字信号处理系统使用数字逻辑电路处理数据,随着数字通信技术的进步,数字信号处理系统需要处理的数据越来越多,因此,现代的数字信号处理系统处理数据使用DSP(Digital Signal Processing,数字信号处理器)和硬件加速器协同处理,DSP处理过程比较复杂,灵活,处理容易变化且运算量较小的数据。 [0002] The conventional digital signal processing system using digital logic circuit for processing data, communicating with the advances in digital technology, digital signal processing system the data to be processed increases, the need, modern digital signal processing system for processing data using DSP ( digital signal processing, digital signal processor) and a hardware accelerator cooperative processing, DSP processes more complex, flexible and easy to handle changes in data with a small calculation amount. 硬件加速器处理过程比较简单,处理重复且运算量极大的数据。 Hardware accelerator process is relatively simple, the process is repeated and a great amount of computation of data. 当DSP和硬件加速器协同处理时,有大量的数据需要DSP和硬件加速器进行交互。 When co-processing a DSP and a hardware accelerator, a large amount of data to interact with the hardware accelerator and DSP.

[0003] 现有技术一提供了一种交互数据的系统,该系统为DTCM(Data Tightly CoupledMemory,数字紧密链接存储器),数字信号处理器和硬件加速器交互的数据存放在DTCM(Data Tightly Coupled Memory,数字紧密链接存储器)上,数字信号处理器和硬件加速器分别对DTCM进行读取以交互数据。 [0003] The prior art provides a system for interactive data, the system DTCM (Data Tightly CoupledMemory, tightly links the digital memory), a data digital signal processor and the hardware accelerator is stored in the interaction DTCM (Data Tightly Coupled Memory, digital links close memory), a digital signal processor and the hardware accelerator, respectively DTCM read data interactively.

[0004] 现有技术二提供了一种交互数据的系统,该系统为总线桥和DRAM(DynamicRandom Access Memory,动态随机访问存储器),数字信号处理器和硬件加速器分别通过总线桥与DRAM连接,数字信号处理器和硬件加速器分别将交互的数据存放在DRAM,并分别通过DMA (Direct Memory Access直接内存访问)方式对DRAM进行读取以交互数据。 [0004] The prior art provides a system for interactive two data, the system bus bridge and DRAM (DynamicRandom Access Memory, Dynamic Random Access Memory), a digital signal processor and hardware accelerators are connected via a bus bridge and a DRAM, digital the signal processor and the hardware accelerator, respectively, the interaction data stored in DRAM, and interactive data are read to the DRAM by a DMA (direct memory access direct memory access) mode.

[0005] 在实现本发明的过程中,发明人发现现有技术至少存在以下问题: [0005] During the implementation of the present invention, the inventors found that the prior art has at least the following problems:

[0006] 由于现有技术一通过DTCM存放数据缓存,DTCM的集成度低,体积大,存取速度低,导致DSP以较低频率工作,系统性能下降;由于现有技术二数字信号处理器和硬件加速器分别对通过总线桥连接的DRAM使用DMA方式进行读取以交互数据,导致数据的读取速度受总线的影响,实时性差,系统性能下降。 [0006] Since the prior art by DTCM storing a data cache, the low degree of integration of the DTCM, large volume, low access speed, resulting in a lower rate, DSP, system performance; Since the prior art digital signal processor and two hardware accelerators are used by DRAM bus bridge for connecting the DMA mode to read interactive data, resulting in data read speed bus affected, poor real-time, the system performance degradation.

发明内容 SUMMARY

[0007] 为了解决现有技术的问题,本发明实施例提供了一种交互数据的系统和方法。 [0007] In order to solve the problems of the prior art, embodiments of the present invention provides a system and method for exchanging data. 所述技术方案如下: The technical solutions are as follows:

[0008] 一方面,提供了一种交互数据的系统,所述系统包括:数字信号处理器和硬件加速器,所述系统还包括:命令解析模块、先进先出先入先出数据模块和存储模块; [0008] In one aspect, a system for interactive data, said system comprising: a digital signal processor and the hardware accelerator, the system further comprising: a command analysis module, first-out FIFO data module and a storage module;

[0009] 所述系统包括:数字信号处理器和硬件加速器,其特征在于,所述系统还包括:命令解析模块、先入先出数据模块和存储模块; [0009] The system comprises: a digital signal processor and the hardware accelerator, wherein said system further comprises: command analysis module, FIFO data module and a storage module;

[0010] 所述命令解析模块,用于接收数字信号处理器发送的数据输出请求命令,对所述数据输出请求命令进行解析,得到所述先入先出数据模块的输入开通命令和所述存储模块的输入开通命令; [0010] The command analysis module configured to receive the output of a digital signal processor, a data transmission request command, the command parse the data output request, to obtain the FIFO input data block and the command opening of the storage module input open command;

[0011] 所述命令解析模块,还用于接收所述数字信号处理器发送的数据接收请求命令,对所述数据接收请求命令进行解析,得到所述先入先出数据模块的输出开通命令和所述存储模块的输出开通命令; [0011] The command analysis module is further configured to receive the digital signal processor, a data transmission request command is received, the data receiving request command parsing, to obtain the output data of FIFO modules and the command opening opening said storage module output command;

[0012] 所述先入先出数据模块,用于接收所述命令解析模块发送的先入先出数据模块的输入开通命令,根据所述先入先出数据模块的输入开通命令接收所述数字信号处理器发送的数据,并将所述数据按照先入先出顺序输出至所述存储模块; [0012] The FIFO data module, parsing module for receiving the command sent by the FIFO input data module opening command according to the input data FIFO module receives provisioning commands the digital signal processor data transmission, and the data in first in first out sequentially outputted to the memory module;

[0013] 所述先入先出数据模块,还用于接收所述命令解析模块发送的先入先出数据模块的输出开通命令,根据所述先入先出数据模块的输出开通命令接收所述存储模块发送的经硬件加速器处理后的数据,并将所述处理后的数据按照先入先出顺序输出至所述数字信号处理器; [0013] The data FIFO module is further configured to receive the command sent to the parsing module of the first output data block command opening based on the output data of FIFO opening command receiving module transmits the storage module data processed by the hardware accelerator, and the processed data in accordance with first in first out sequentially outputting to the digital signal processor;

[0014] 所述存储模块,用于接收所述命令解析模块发送的存储模块的输入开通命令,根据所述存储模块的输入开通命令接收所述先入先出数据模块输出的数据,还接收所述硬件加速器发送的数据输入请求命令,根据所述数据输入请求命令发送所述数据至所述硬件加速器; [0014] The storage module, an input module receiving the command analysis module storing the transmitted opening command, the command opening based on the input of the memory module receiving the data FIFO module output, also receives the input data transmission request command hardware accelerator, according to the data request command transmitting the input data to the hardware accelerator;

[0015] 所述存储模块,还用于接收所述硬件加速器发送的数据输出请求命令,根据所述硬件加速器发送的数据输出请求命令,接收所述硬件加速器发送的处理后的数据,还接收所述命令解析模块发送的存储模块的输出开通命令,根据所述存储模块的输出开通命令将接收的所述处理后的数据输出至所述先入先出数据模块; [0015] The storage module is further configured to receive the output of the accelerator hardware data transmission request command, data output request command sent by the hardware accelerator, receiving said processed data sent by the hardware accelerator, also receives output said command analysis means for transmitting storage module of the opening command, the command opening based on the output of the memory module outputs data to the FIFO data module after the receiving processing;

[0016] 其中,所述硬件加速器发送的处理后的数据为所述硬件加速器根据接收的所述数字信号处理器发送的数据处理命令,对所述数据进行处理得到的; [0016] wherein, the processed data transmitted to the hardware accelerator hardware accelerator processing command from the data received by the transmission of a digital signal processor, for processing the data obtained;

[0017] 其中,所述系统,还包括: [0017] wherein, said system further comprising:

[0018]交叉总线 Crossbar ; [0018] crossbus on Crossbar;

[0019] 相应地,所述命令解析模块还用于接收数字信号处理器发送的数据输出请求命令,对所述数据输出请求命令进行解析,还得到第一片选命令; [0019] Accordingly, the command analysis module is further configured to receive the output of a digital signal processor, a data transmission request command, the data output request command to parse the command also selected to obtain the first sheet;

[0020] 所述交叉总线接收所述命令解析模块发送的第一片选命令,根据所述第一片选命令得到所述先入先出数据模块中的目的先入先出数据模块和所述存储模块中的目的存储丰吴块; [0020] The first sheet is selected from cross-receiving bus commands sent by said command analysis module, the first sheet is selected according to the command to obtain the first-in first-out object data module FIFO data module and the storage module Feng Wu object stored in the block;

[0021] 相应地,所述命令解析模块还用于接收数字信号处理器发送的数据接收请求命令,对所述数据接收请求命令进行解析,还得到第二片选命令; [0021] Accordingly, the command analysis module further receives the digital signal processor for a data transmission request command is received, the data receiving request command parsing, also received a second chip select command;

[0022] 所述交叉总线接收所述命令解析模块发送的第二片选命令,根据所述第二片选命令得到所述先入先出数据模块中的目的先入先出数据模块和所述存储模块中的目的存储模块。 [0022] The second sheet is selected from cross-receiving bus commands sent by said command analysis module, the second sheet is selected according to the command to obtain target data FIFO module FIFO data module and the storage module the purpose of the storage module.

[0023] 优选的,所述存储模块,包括: [0023] Preferably, the memory module, comprising:

[0024] 控制单元,用于接收所述命令解析模块发送的存储模块的输入开通命令,根据所述存储模块的输入开通命令接收所述先入先出数据模块输出的数据,还接收所述硬件加速器发送的数据输入请求命令,根据所述数据输入请求命令使存储单元输出所述数据至所述硬件加速器; [0024] a control unit for receiving an input transmission of the command analysis module opening command storage module, receiving the opening command FIFO module outputs the data according to the input of the memory module, the hardware accelerator further receives data transmission request command is input, the data input request command according to the memory unit outputs the data to the hardware accelerator;

[0025] 所述存储单元,用于存储所述控制单元接收的数据; The [0025] storage means for storing the control data receiving unit;

[0026] 所述控制单元,还用于接收所述硬件加速器发送的数据输出请求命令,根据所述硬件加速器发送的数据输出请求命令,使所述存储单元接收所述硬件加速器发送的处理后的数据,还接收所述命令解析模块发送的存储模块的输出开通命令,根据所述存储模块的输出开通命令将所述存储单元接收的所述处理后的数据输出至所述先入先出数据模块; After [0026] the control unit is further configured to receive the data output request command sent hardware accelerator, in accordance with a data output request command sent by the hardware accelerator, the storage unit receives the transmission processing hardware accelerator data, the memory module also receives command analysis module transmits an output opening command, the command opening based on the output of the memory module outputs the data received by the storage unit to the processing of the data FIFO module;

[0027] 所述存储单元,还用于存储所述硬件加速器发送的处理后的数据。 The [0027] storage unit is further configured to store the processed data transmitted hardware accelerator.

[0028] 优选地,所述数字信号处理器通过命令队列接口发送数据输出请求命令和数据接收命令请求; [0028] Preferably, the digital signal processor queue interface transmit data output request command through the command and the data reception request command;

[0029] 所述数字信号处理器通过数据队列接口输出数据和接收数据。 [0029] The digital signal processor via the data interface output queues and receive data.

[0030] 另一方面,提供了一种基于交互数据系统的交互数据的方法,所述方法包括: [0030] In another aspect, a method based on the interaction data interaction data system, the method comprising:

[0031] 所述命令解析模块接收数字信号处理器发送的数据输出请求命令,对所述数据输出请求命令进行解析,得到所述先入先出数据模块的输入开通命令和所述存储模块的输入开通命令; [0031] The output command data analysis module receives the digital signal processor transmits the request command, the command parse the data output request, to obtain the FIFO input data block and the command opening of the input opening of the storage module command;

[0032] 所述先入先出数据模块接收所述命令解析模块发送的先入先出数据模块的输入开通命令,根据所述先入先出数据模块的输入开通命令接收所述数字信号处理器发送的数据,并将所述数据按照先入先出顺序输出至所述存储模块; [0032] The FIFO data module receiving the command transmitted to the parsing module of the input data to the command module of the opening, according to the input data FIFO module opening command processor receives the digital signal transmitted data and the data in first in first out sequentially outputted to the memory module;

[0033] 所述存储模块接收所述命令解析模块发送的存储模块的输入开通命令,根据所述存储模块的输入开通命令接收所述先入先出数据模块输出的数据,还接收所述硬件加速器发送的数据输入请求命令,根据所述数据输入请求命令发送所述数据至所述硬件加速器; [0033] The input module receives the storing command storage module parses commands sent by the module opening, the opening command according to the input of the memory module receiving the data FIFO output modules, the hardware accelerator further receives transmission the input data request command, according to the data request command transmitting the input data to the hardware accelerator;

[0034] 其中,所述交互数据的系统还包括交叉总线,所述方法还包括: [0034] wherein said system further comprises a cross-interaction data bus, said method further comprising:

[0035] 所述命令解析模块接收数字信号处理器发送的数据输出请求命令,对所述数据输出请求命令进行解析,还得到第一片选命令; [0035] The command analysis module receives the digital signal processor transmits a data output request command, the data output request command parsing command also selected to obtain the first sheet;

[0036] 所述交叉总线Crossbar接收所述命令解析模块发送的第一片选命令,根据所述第一片选命令得到所述先入先出数据模块中的目的先入先出数据模块和所述存储模块中的目的存储模块。 [0036] The cross-bus Crossbar first sheet is selected from receiving the command transmitted by the command parse module, the first sheet is selected according to the command to obtain target data FIFO module FIFO and said data storage module module object storage module.

[0037] 优选的,所述数字信号处理器通过命令队列接口发送数据输出请求命令和数据接收命令请求; [0037] Preferably, the digital signal processor queue interface transmit data output request command through the command and the data reception request command;

[0038] 所述数字信号处理器通过数据队列接口输出数据和接收数据。 [0038] The digital signal processor via the data interface output queues and receive data.

[0039] 又另一方面,提供了一种基于交互数据系统的交互数据的方法,所述方法包括: [0039] In yet another aspect, there is provided a data system based on the interaction data to the interaction, the method comprising:

[0040] 所述命令解析模块接收所述数字信号处理器发送的数据接收请求命令,对所述数据接收请求命令进行解析,得到所述先入先出数据模块的输出开通命令和所述存储模块的输出开通命令; [0040] The command analysis module receiving the data transmitted from the digital signal processor receives a request command, the data receiving request command parsing, to obtain the output FIFO command and data module opening of the storage module output open command;

[0041] 所述先入先出数据模块接收所述命令解析模块发送的先入先出数据模块的输出开通命令,根据所述先入先出数据模块的输出开通命令接收所述存储模块发送的经硬件加速器处理后的数据,并将所述处理后的数据按照先入先出顺序输出至所述数字信号处理器; [0041] The FIFO data module receiving the command transmitted to the parsing module of the first output data block command opening based on the FIFO output data of the module receiving opening command storage hardware accelerator module is transmitted data processing and data processing according to the first in first out sequentially outputting to the digital signal processor;

[0042] 所述存储模块接收所述硬件加速器发送的数据输出请求命令,根据所述硬件加速器发送的数据输出请求命令,接收所述硬件加速器发送的处理后的数据,还接收所述命令解析模块发送的存储模块的输出开通命令,根据所述存储模块的输出开通命令将接收的所述处理后的数据输出至所述先入先出数据模块; [0042] The storage module receiving the data output request command sent hardware accelerator, in accordance with a data output request command sent by the hardware accelerator, receiving the data transmitted after processing hardware accelerators, and further receives the command analysis module transmitting storage module output opening command, the command opening based on the output of the memory module outputs data to the FIFO data module after the receiving processing;

[0043] 其中,所述硬件加速器发送的处理后的数据为所述硬件加速器根据接收的所述数字信号处理器发送的数据处理命令,对所述数据进行处理得到的; [0043] wherein, the processed data transmitted to the hardware accelerator hardware accelerator processing command from the data received by the transmission of a digital signal processor, for processing the data obtained;

[0044] 其中,所述交互数据的系统还包括交叉总线,所述方法还包括: [0044] wherein said system further comprises a cross-interaction data bus, said method further comprising:

[0045] 所述命令解析模块接收数字信号处理器发送的数据接收请求命令,对所述数据接收请求命令进行解析,还得到第二片选命令; [0045] The command data analysis module receives the digital signal processor transmits a request command is received, the data receiving request command parsing, also received a second chip select command;

[0046] 所述交叉总线Crossbar接收所述命令解析模块发送的第二片选命令,根据所述第二片选命令得到所述先入先出数据模块中的目的先入先出数据模块和所述存储模块中的目的存储模块。 [0046] The cross-bus Crossbar second sheet selected from the group receiving the command sent by the command analysis module, the second sheet is selected according to the command to obtain target data FIFO module FIFO and said data storage module module object storage module.

[0047] 优选地,所述数字信号处理器通过命令队列接口发送数据输出请求命令和数据接收命令请求; [0047] Preferably, the digital signal processor queue interface transmit data output request command through the command and the data reception request command;

[0048] 所述数字信号处理器通过数据队列接口输出数据和接收数据。 [0048] The digital signal processor via the data interface output queues and receive data.

[0049] 本发明实施例提供的技术方案带来的有益效果是: [0049] Embodiments of the invention provide a technical solution is beneficial effects:

[0050] 通过先入先出数据模块根据命令解析模块对数字信号处理器发送的数据输出请求命令进行解析得到的先入先出数据模块的输入开通命令接收数字信号处理器发送的数据,并将数据发送至存储模块,先入先出数据模块根据命令解析模块对数字信号处理器的数据接收请求命令进行解析得到的先入先出数据模块的输出开通命令接收存储模块发送的经硬件加速器处理后的数据,并将处理后的数据输出至数字信号处理器,从而实现了交互数据的实时性,提高了系统性能。 [0050] transmitted through the FIFO data request command parse module obtained FIFO data input module receives provisioning commands transmitted digital signal processor in accordance with a data output command analysis module for transmitting a digital signal processor, and data to the storage module, FIFO data block command received request analysis module data to the digital signal processor commands the parsed first-in first-out data after a data module output opening command receiving and storing the transmission module via a hardware accelerator processing, and It outputs the processed data to the digital signal processor, enabling real-time interactive data, system performance is improved.

附图说明 BRIEF DESCRIPTION

[0051] 为了更清楚地说明本发明实施例中的技术方案,下面将对实施例描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。 [0051] In order to more clearly illustrate the technical solutions in the embodiments of the present invention, as briefly described in the introduction to the accompanying drawings required for use in describing the embodiments. Apparently, the drawings in the following description are only some of the present invention. embodiments, those of ordinary skill in the art is concerned, without creative efforts, can derive from these drawings other drawings.

[0052]图1是本发明实施例一提供的一种交互数据的系统结构示意图; [0052] FIG. 1 is a schematic system configuration of an interactive data according to a first embodiment of the present invention;

[0053]图2是本发明实施例一提供的另一种交互数据的系统结构示意图; [0053] FIG. 2 is a system structure diagram of another embodiment of an interactive data provided by the embodiment of the present invention;

[0054] 图3是本发明实施例二提供的一种交互数据的方法流程图; [0054] FIG. 3 is a method for exchanging data according to a second embodiment of the present invention, a flow chart;

[0055] 图4是本发明实施例二提供的另一种交互数据的方法流程图; [0055] FIG. 4 is another way interaction data according to a second embodiment of the present invention, a flow chart;

[0056] 图5是本发明实施例三提供的一种交互数据的方法流程图; [0056] FIG. 5 is an interactive data flow diagram of a method according to a third embodiment of the present invention;

[0057]图6是本发明实施例三提供的一种交互数据的系统结构示意图; [0057] FIG. 6 is a schematic diagram of an interactive system configuration data according to a third embodiment of the present invention;

[0058] 图7是本发明实施例四提供的一种交互数据的方法流程图; [0058] FIG. 7 is a method for exchanging data according to a fourth embodiment of the present invention, a flow chart;

[0059]图8是本发明实施例四提供的一种交互数据的系统结构示意图。 [0059] FIG. 8 is a schematic system configuration of an interactive data according to a fourth embodiment of the present invention.

具体实施方式 detailed description

[0060] 为使本发明的目的、技术方案和优点更加清楚,下面将结合附图对本发明实施方式作进一步地详细描述。 [0060] To make the objectives, technical solutions, and advantages of the present invention will become apparent in conjunction with the accompanying drawings of the following embodiments of the present invention will be described in further detail.

[0061] 实施例一 [0061] Example a

[0062] 在数字信号处理系统中,例如LTE (Long Term Evolut1n,长期演进)、WIFI等,有大量的数据需要处理,对该大量的数据采用DSP和硬件加速器协同处理,在DSP和硬件加速器协同处理过程中,需要交互大量的数据,为此本发明实施例提供了一种交互数据的系统,参见图1,本发明实施例提供的交互数据的系统包括: [0062] In the digital signal processing system, such as LTE (Long Term Evolut1n, long term evolution), the WIFI the like, a large amount of data to be processed, the large amounts of data using the co-processing hardware accelerator and DSP, the DSP and hardware accelerators cooperative process, large amounts of data that need to interact, for this embodiment of the present invention provides a system for interactive data 1, data interaction system according to an embodiment of the present invention Referring to FIG comprising:

[0063] 数字信号处理器101、硬件加速器102、命令解析模块103、先入先出数据模块104和存储模块105 ; [0063] The digital signal processor 101, a hardware accelerator 102, a command analysis module 103, a data FIFO module 104 and a storage module 105;

[0064] 数字信号处理器101,用于发送数据输出请求命令和数据接收命令请求; [0064] The digital signal processor 101 for transmitting a data output request command and the data reception request command;

[0065] 在实际应用中,为了提高系统性能,对数字信号处理器进行扩展,扩展了多个队列接口,数字信号处理器通过队列接口发送数据输出请求命令和数据接收命令请求,通过另外的队列接口输出数据和接收数据,通过该队列接口传输的数据是按先后顺序传输的。 [0065] In practice, in order to improve system performance, the digital signal processor is expanded, a plurality of extended queue interface, a digital signal processor and a data receiving request command through the command request queue interface transmit data output by the additional queue interface output data and receive data via the data transmission interface to the queue are transmitted in sequential order.

[0066] 命令解析模块103,用于接收数字信号处理器101发送的数据输出请求命令,对数据输出请求命令进行解析,得到先入先出数据模块104的输入开通命令和存储模块105的输入开通命令,还用于接收数字信号处理器101发送的数据接收请求命令,对数据接收请求命令进行解析,得到先入先出数据模块104的输出开通命令和存储模块105的输出开通命令; [0066] command analysis module 103, a data output for receiving the digital signal processor 101 transmits a request command, the data output request command parse obtain input data FIFO opening command module 104 and a storage module 105 inputs a command opening is also a digital signal processor 101 for receiving a data transmission request command is received, the data receiving request command parse obtain FIFO data output module 104 outputs a command to open the opening 105 and a memory module command;

[0067] 在实际应用中,为了使传输的数据和地址不在同步传输,通过命令解析模块对先入先出数据模块和存储模块进行控制。 [0067] In practice, in order to transfer data and address transmission is not synchronized, the module of FIFO data module and a storage module controlled by command analysis.

[0068] 先入先出数据模块104,用于接收命令解析模块103发送的先入先出数据模块104的输入开通命令,根据先入先出数据模块104的输入开通命令接收数字信号处理器103发送的数据,并将数据按照先入先出顺序输出至存储模块,还用于接收命令解析模块103发送的先入先出数据模块104的输出开通命令,根据先入先出数据模块104的输出开通命令接收存储模块105发送的经硬件加速器102处理后的数据,并将处理后的数据按照先入先出顺序输出至数字信号处理器101 ; [0068] FIFO data module 104, for receiving a command analysis module 103 sends the FIFO input data module 104 provisioning commands, input data module 104 provisioning commands received digital transmission signal processor 103 on a first-in first-out data and the data in first in first out sequentially outputs to the storage module is further configured to receive a command analysis module transmits 103 the FIFO output data module 104 of the opening command, the opening command receiving and storing module 105 according to FIFO data module 104 outputs data transmitted by the hardware accelerator 102, and the resulting data is processed in accordance with first in first out sequentially output to the digital signal processor 101;

[0069] 在实际应用中,由于存储在先入先出数据模块的数据是按照先入先出原则进行输出的,通过先入先出数据模块,数字信号处理器输出和接收的数据可以进行任意时序控制,不再受数字信号处理器固有的时序控制。 [0069] In practice, since the stored first-in first-out data modules in accordance with the FIFO principle output by FIFO data module, a digital signal processor output and the received data may be an arbitrary timing control, inherent digital signal processor is no longer a timing control.

[0070] 存储模块105,用于接收命令解析模块103发送的存储模块105的输入开通命令,根据存储模块105的输入开通命令接收先入先出数据模块104输出的数据,接收硬件加速器102发送的数据输入请求命令,根据数据输入请求命令发送数据至硬件加速器102,还用于接收硬件加速器102发送的数据输出请求命令,根据硬件加速器102发送的数据输出请求命令,接收硬件加速器102发送的处理后的数据,接收命令解析模块103发送的存储模块105的输出开通命令,根据存储模块105的输出开通命令将接收的处理后的数据输出至先入先出数据模块104 ; [0070] The storage module 105, for receiving a command storage module parsing module transmits 103 the input 105 of the opening command, the opening command according to the input memory module 105 receives FIFO data 104 output from the module receiving hardware transmits accelerator 102 data after the request command is input, the data input request command transmits data to the hardware accelerator 102, a data output for further transmission of the hardware accelerator 102 receives the request command for requesting data output command transmission hardware accelerator 102, process the received transmission hardware accelerator 102 output data storage module, transmitting the received command analysis module 103 of the opening 105 of the command, the command opening based on the output of memory module 105 outputs the received processing data to FIFO 104 data module;

[0071] 硬件加速器102,用于根据接收的数字信号处理器101发送的数据处理命令,对数据进行处理。 [0071] The hardware accelerator 102, for data processing according to the received command transmitted digital signal processor 101, process the data.

[0072] 数字信号处理器通过低速总线接口发送数据处理命令给硬件加速器,硬件加速器根据该数据处理命令对数据进行处理,处理完后,通过中断请求通知给数字信号处理器,数字信号处理器发送数据接收请求命令至命令解析模块。 [0072] The digital signal processor transmits commands to the data processing hardware accelerator, a hardware accelerator by low speed data bus interface according to the data processing command processing, after processing, it notifies the digital signal processor by an interrupt request, transmitting a digital signal processor data receiving request command to command analysis module.

[0073] 优选的,存储模块105,包括: [0073] Preferably, the storage module 105, comprising:

[0074] 控制单元,用于接收命令解析模块发送的存储模块的输入开通命令,根据存储模块的输入开通命令接收先入先出数据模块输出的数据,还接收硬件加速器发送的数据输入请求命令,根据数据输入请求命令使存储单元输出数据至硬件加速器; [0074] a control unit for receiving an input command analysis module transmits the storage module opening command, the opening command according to the input memory module receives FIFO data module output, but also receives the data input hardware accelerator transmission request command, according to a data input request command to the output data of the memory cell hardware accelerator;

[0075] 存储单元,用于存储控制单元接收的数据; [0075] a storage unit for storing data received by the control unit;

[0076] 控制单元,还用于接收硬件加速器发送的数据输出请求命令,根据硬件加速器发送的数据输出请求命令,使存储单元接收硬件加速器发送的处理后的数据,还接收命令解析模块发送的存储模块的输出开通命令,根据存储模块的输出开通命令将存储单元接收的处理后的数据输出至先入先出数据模块; [0076] The control unit is further configured to receive the output of a hardware accelerator data transmission request command, data output request command sent by the hardware accelerator, the memory cell receives the data transmission processing hardware accelerators, and also receives the transmission command stored parsing module opening command output module, the opening command based on the output of the memory module outputs the processed data to the storage unit the received data FIFO module;

[0077] 存储单元,还用于存储硬件加速器发送的处理后的数据。 [0077] The storage unit is further used for storing processed data transmission hardware accelerator.

[0078] 在本实施例中,存储单元可以为RAM (Random Access Memory,随机存储器),还可以为其他存储器,本实施例不对存储单元的具体形式进行限定。 [0078] embodiment, the storage unit may be a RAM (Random Access Memory, RAM), the memory may be other specific forms of embodiment of the memory cell of the present embodiment are not defined in the present embodiment.

[0079] 优选的,为了使数字信号处理器能和与多个存储模块相连接的硬件加速器进行数据的交互,参见图2,所述系统,还包括: [0079] Preferably, in order that the digital signal processor and the hardware accelerator capable of data storage modules connected to a plurality of interaction, see FIG. 2, the system further comprising:

[0080] 交叉总线106 ; [0080] Cross bus 106;

[0081] 相应地,命令解析模块103还用于接收数字信号处理器101发送的数据输出请求命令,对数据输出请求命令进行解析,还得到第一片选命令; [0081] Accordingly, command analysis module 103 is further configured to receive the output of a digital signal processor, a data transmission request command 101, to parse the data output request command, the command is also selected to obtain the first sheet;

[0082] 交叉总线106接收命令解析模块103发送的第一片选命令,根据第一片选命令得到先入先出数据模块104中的目的先入先出数据模块和存储模块105中的目的存储模块; [0082] Cross bus 106 receives a command analysis module first chip select command sent 103. The first chip-select command obtained FIFO destination data module 104 of FIFO data module and a storage module object storage module 105;

[0083] 相应地,命令解析模块103还用于接收数字信号处理器101发送的数据接收请求命令,对数据输出请求命令进行解析,还得到第二片选命令; [0083] Accordingly, command analysis module 103 for further digital signal processor 101 receives the data transmission request command is received, the data output request command analyzing further to obtain a second chip select command;

[0084] 交叉总线106接收命令解析模块103发送的第二片选命令,根据第二片选命令得到先入先出数据模块104中的目的先入先出数据模块和存储模块105中的目的存储模块。 [0084] Cross bus 106 receives a command of the second chip selection command analysis module 103 sends a second chip select command obtained according to the FIFO destination data module 104 of FIFO data module and a storage module object storage module 105.

[0085] 本发明实施例提供的系统,通过先入先出数据模块根据命令解析模块对数字信号处理器发送的数据输出请求命令进行解析得到的先入先出数据模块的输入开通命令接收数字信号处理器发送的数据,并将数据发送至存储模块,先入先出数据模块根据命令解析模块对数字信号处理器的数据接收请求命令进行解析得到的先入先出数据模块的输出开通命令接收存储模块发送的经硬件加速器处理后的数据,并将处理后的数据输出至数字信号处理器,从而实现了交互数据的实时性,提高了系统性能。 [0085] The embodiment of the present invention, the system provided by FIFO data block according to a command analysis module to the data output of the digital signal processor transmits a request command to the parsed first-out data block input opening command receives a digital signal processor data to be transmitted, and transmits the data to the storage module, a first-in first-out data modules to the parsed command analysis data block of the digital signal processor receives a request command in accordance with the first output data block opening command receiving and storing module transmitted via the hardware accelerator processing data, and outputs the processed data to the digital signal processor, enabling real-time interactive data, system performance is improved.

[0086] 为了更加清楚地阐述基于上述实施例提供的交互系统的交互数据的方法,结合上述实施例的内容,以如下实施例二至实施例四为例,对基于上述实施例提供的交互数据系统的交互数据的方法进行举例说明,详见如下实施例: [0086] In order to more clearly illustrate the process of the interaction system based on the above embodiments provide interactive data, in conjunction with the contents of the above-described embodiments, according to the second to fourth embodiment as an example in the following embodiments, the above-described embodiments based on the interaction data provided the method of interactive data system is illustrated, see the following examples:

[0087] 实施例二 [0087] Second Embodiment

[0088] 本发明实施例提供了一种交互数据的方法,参见图3,以数字信号处理器输出数据为例,方法流程包括: [0088] The method of the present invention provides an interactive data, see FIG. 3, a digital signal processor to output data, for example, flow of the method comprising:

[0089] 201:命令解析模块接收数字信号处理器发送的数据输出请求命令,对数据输出请求命令进行解析,得到先入先出数据模块的输入开通命令和存储模块的输入开通命令; [0089] 201: command analysis module receives a digital signal processor, a data output request command sent, the data output request command parse obtain FIFO input data block and the input commands the opening of the opening command storage module;

[0090] 202:先入先出数据模块接收命令解析模块发送的先入先出数据模块的输入开通命令,根据先入先出数据模块的输入开通命令接收数字信号处理器发送的数据,并将数据按照先入先出顺序输出至存储模块; [0090] 202: FIFO data module receives a command to the analysis module transmits the first input data block opening command, the opening command receiving data of a digital signal sent by the processor according to FIFO input data block, and data in FIFO first order of the output to the storage module;

[0091 ] 203:存储模块接收命令解析模块发送的存储模块的输入开通命令,根据存储模块的输入开通命令接收先入先出数据模块输出的数据,还接收硬件加速器发送的数据输入请求命令,根据数据输入请求命令输出数据至硬件加速器。 [0091] 203: memory module input receiving command analysis module storing means for transmitting the opening command, the opening command according to the input memory module receives FIFO data module output, but also receives the data input hardware accelerator transmission request command, the data input to the output data request command hardware accelerator.

[0092] 该方法,还包括: [0092] The method, further comprising:

[0093] 命令解析模块接收数字信号处理器发送的数据输出请求命令,对数据输出请求命令进行解析,还得到第一片选命令; [0093] data output command analysis module receives the digital signal processor transmits the request command to parse the data output request command, the command is also selected to obtain the first sheet;

[0094] 交叉总线Crossbar接收命令解析模块发送的第一片选命令,根据第一片选命令得到先入先出数据模块中的目的先入先出数据模块和存储模块中的目的存储模块; [0094] Crossbar crossbus selected from the first sheet receiving commands sent by the command analysis module, the first sheet obtained according to the selected command FIFO data object module FIFO data module and a storage module object storage module;

[0095] 相应地,目的先入先出数据模块接收命令解析模块发送的先入先出数据模块的输入开通命令,根据先入先出数据模块的输入开通命令接收数字信号处理器发送的数据,并将数据按照先入先出顺序输出至目的存储模块; [0095] Accordingly, an object of FIFO data module receives a command to the analysis module transmits the first input data block opening command, the opening command receiving data of a digital signal sent by the processor according to FIFO input data block, and data FIFO according to the output order of the storage module to the object;

[0096] 其中,数字信号处理器通过命令队列接口发送数据输出请求命令和数据接收命令请求;数字信号处理器通过数据队列接口输出数据和接收数据。 [0096] wherein the digital signal processor to transmit data queue interface and the data output request command through the command request received command; digital signal processor via the data interface output queues and receive data.

[0097] 参见图4,以数字信号处理器接收数据为例,方法流程具体如下: [0097] Referring to Figure 4, a digital signal processor to receive data, for example, flow of the method as follows:

[0098] 301:命令解析模块接收数字信号处理器发送的数据接收请求命令,对数据接收请求命令进行解析,得到先入先出数据模块的输出开通命令和存储模块的输出开通命令; [0098] 301: data command analysis module receives the digital signal processor receives the transmitted request command, data receiving request command parse obtain output FIFO data module and a storage module outputs a command to open the opening command;

[0099] 302:先入先出数据模块接收命令解析模块发送的先入先出数据模块的输出开通命令,根据先入先出数据模块的输出开通命令接收存储模块发送的经硬件加速器处理后的数据,并将处理后的数据按照先入先出顺序输出至数字信号处理器; [0099] 302: FIFO data module receives a command to the analysis module transmits the first output data block of the opening command, data of a data module output opening command receiving and storing the transmission module via a hardware accelerator processing according to the first in first out, and the processed data in accordance with the output of first in first out order to the digital signal processor;

[0100] 303:存储模块接收硬件加速器发送的数据输出请求命令,根据硬件加速器发送的数据输出请求命令,接收硬件加速器发送的处理后的数据,还接收命令解析模块发送的存储模块的输出开通命令,根据存储模块的输出开通命令将接收的处理后的数据输出至先入先出数据模块; [0100] 303: data output memory module receives a hardware accelerator transmission request command, the request command to the data output hardware accelerator transmitted processed data receiving hardware accelerator transmitted also receives command output storage module parsing module transmitting the opening command and outputs the data to the memory module outputs the processed command to the opening of the received data FIFO module;

[0101] 其中,硬件加速器发送的处理后的数据为硬件加速器根据接收的数字信号处理器发送的数据处理命令,对数据进行处理得到的。 [0101] wherein the processed data is transmitted hardware accelerator hardware accelerator according to the data processing command received transmitted digital signal processor, it processes the data obtained.

[0102] 该方法,还包括: [0102] The method, further comprising:

[0103] 命令解析模块接收数字信号处理器发送的数据接收请求命令,对数据接收请求命令进行解析,还得到第二片选命令; [0103] Command data parsing module for receiving the transmitted digital signal processor receives a request command, data receiving request command parsing, also received a second chip select command;

[0104] 交叉总线Crossbar接收命令解析模块发送的第二片选命令,根据第二片选命令得到先入先出数据模块中的目的先入先出数据模块和存储模块中的目的存储模块。 [0104] Crossbar crossbus received command analysis module transmitting a second chip select commands, obtain object data FIFO module FIFO data module and a storage module storing the object module according to a second chip select command.

[0105] 相应地,目的先入先出数据模块接收命令解析模块发送的先入先出数据模块的输出开通命令,根据先入先出数据模块的输出开通命令接收目的存储模块发送的经硬件加速器处理后的数据,并将处理后的数据按照先入先出顺序输出至数字信号处理器; [0105] Accordingly, an object of FIFO data module receives the command analysis module transmits the FIFO output data module opening command, according to FIFO after data module output opening command receiving object storage module is transmitted via the hardware accelerator processing data, and data processed in accordance with the output of first in first out order to the digital signal processor;

[0106] 其中,数字信号处理器通过命令队列接口发送数据输出请求命令和数据接收命令请求;数字信号处理器通过数据队列接口输出数据和接收数据。 [0106] wherein the digital signal processor to transmit data queue interface and the data output request command through the command request received command; digital signal processor via the data interface output queues and receive data.

[0107] 本发明实施例提供的方法,通过先入先出数据模块根据命令解析模块对数字信号处理器发送的数据输出请求命令进行解析得到的先入先出数据模块的输入开通命令接收数字信号处理器发送的数据,并将数据发送至存储模块,先入先出数据模块根据命令解析模块对数字信号处理器的数据接收请求命令进行解析得到的先入先出数据模块的输出开通命令接收存储模块发送的经硬件加速器处理后的数据,并将处理后的数据输出至数字信号处理器,从而实现了交互数据的实时性,提高了系统性能。 [0107] The method provided in the embodiment of the present invention, FIFO data block according to a command parsed first-data output module of the digital signal processor transmits a request command parsed first-out data block input opening command receives a digital signal processor data to be transmitted, and transmits the data to the storage module, a first-in first-out data modules to the parsed command analysis data block of the digital signal processor receives a request command in accordance with the first output data block opening command receiving and storing module transmitted via the hardware accelerator processing data, and outputs the processed data to the digital signal processor, enabling real-time interactive data, system performance is improved.

[0108] 实施例三 [0108] Example three

[0109] 本发明实施例提供了一种交互数据的方法,基于上述实施例二提供的交互数据方法,在存储模块的数量为I个的情况下,先入先出数据模块与存储模块之间点对点连接,参见图5,方法流程包括: [0109] Method embodiments of the present invention provides an interactive data, based on the above-described method of interaction data according to a second embodiment, in a case where the number of memory modules to the I, the FIFO-point between the data module and the storage module connection, see FIG. 5, flow of the method comprising:

[0110] 401:数字信号处理器发送数据输出请求命令; [0110] 401: digital signal processor transmits a data output request command;

[0111] 针对该步骤,具体的实现方式包括但不限于: [0111] For this step, particular implementations include, but are not limited to:

[0112] 数字信号处理器通过队列接口发送数据输出请求命令。 [0112] The digital signal processor by transmitting a data output request command queue interface.

[0113] 402:命令解析模块接收数字信号处理器发送的数据输出请求命令,对数据输出请求命令进行解析,得到先入先出数据模块的输入开通命令和存储模块的输入开通命令; [0113] 402: command analysis module receives a digital signal processor, a data output request command sent, the data output request command parse obtain FIFO input data block and the input commands the opening of the opening command storage module;

[0114] 403:先入先出数据模块接收命令解析模块发送的先入先出数据模块的输入开通命令,根据先入先出数据模块的输入开通命令接收数字信号处理器发送的数据,并将数据按照先入先出顺序输出至存储模块; [0114] 403: FIFO data module receives a command to the analysis module transmits the first input data block opening command, the opening command receiving data of a digital signal sent by the processor according to FIFO input data block, and data in FIFO first order of the output to the storage module;

[0115] 404:存储模块接收命令解析模块发送的存储模块的输入开通命令,根据存储模块的输入开通命令接收先入先出数据模块输出的数据,还接收硬件加速器发送的数据输入请求命令,根据数据输入请求命令输出数据至硬件加速器; [0115] 404: input storage module receives the command parse module sends a memory module opening command, the opening command according to the input memory module receives FIFO data module output, but also receives the data input hardware accelerator transmission request command, the data input data output request command to the hardware accelerator;

[0116] 具体的,存储模块包括: [0116] Specifically, the memory module comprising:

[0117] 控制单元,用于接收命令解析模块发送的存储模块的输入开通命令,根据存储模块的输入开通命令接收先入先出数据模块输出的数据,还接收硬件加速器发送的数据输入请求命令,根据数据输入请求命令使存储单元输出数据至硬件加速器; [0117] a control unit for receiving an input command analysis module transmits the storage module opening command, the opening command according to the input memory module receives FIFO data module output, but also receives the data input hardware accelerator transmission request command, according to a data input request command to the output data of the memory cell hardware accelerator;

[0118] 存储单元,用于存储控制单元接收的数据。 [0118] The storage unit for storing data received by the control unit.

[0119] 405:硬件加速器根据接收的数字信号处理器发送的数据处理命令,对数据进行处理,并发送数据输出命令请求至存储模块; [0119] 405: The hardware accelerator processing data received digital signal processor transmits a command, process the data, and sends the request to the data output command storage module;

[0120] 406:数字信号处理器发送数据接收请求命令; [0120] 406: digital signal processor transmits a data reception request command;

[0121] 针对该步骤,具体的实现方式包括但不限于: [0121] For this step, particular implementations include, but are not limited to:

[0122] 数字信号处理器通过队列接口发送数据接收请求命令。 [0122] The digital signal processor transmits the data request command received by the interface queue.

[0123] 407:命令解析模块接收数字信号处理器发送的数据接收请求命令,对数据接收请求命令进行解析,得到先入先出数据模块的输出开通命令和存储模块的输出开通命令; [0123] 407: data command analysis module receives the digital signal processor receives the transmitted request command, data receiving request command parse obtain output FIFO data module and a storage module outputs a command to open the opening command;

[0124] 408:先入先出数据模块接收命令解析模块发送的先入先出数据模块的输出开通命令,根据先入先出数据模块的输出开通命令接收存储模块发送的经硬件加速器处理后的数据,并将处理后的数据按照先入先出顺序输出至数字信号处理器; [0124] 408: FIFO data module receives a command to the analysis module transmits the first output data block of the opening command, data of a data module output opening command receiving and storing the transmission module via a hardware accelerator processing according to the first in first out, and the processed data in accordance with the output of first in first out order to the digital signal processor;

[0125] 409:存储模块接收硬件加速器发送的数据输出请求命令,根据硬件加速器发送的数据输出请求命令,接收硬件加速器发送的处理后的数据,还接收命令解析模块发送的存储模块的输出开通命令,根据存储模块的输出开通命令将接收的处理后的数据输出至先入先出数据模块。 [0125] 409: data output memory module receives a hardware accelerator transmission request command, the request command to the data output hardware accelerator transmitted processed data receiving hardware accelerator transmitted also receives command output storage module parsing module transmitting the opening command and outputs the data to the memory module outputs the processed command to the opening of the received data FIFO module.

[0126] 具体的,存储模块包括: [0126] Specifically, the memory module comprising:

[0127] 控制单元,还用于接收硬件加速器发送的数据输出请求命令,根据硬件加速器发送的数据输出请求命令,使存储单元接收硬件加速器发送的处理后的数据,还接收命令解析模块发送的存储模块的输出开通命令,根据存储模块的输出开通命令将存储单元接收的处理后的数据输出至先入先出数据模块; [0127] The control unit is further configured to receive the output of a hardware accelerator data transmission request command, data output request command sent by the hardware accelerator, the memory cell receives the data transmission processing hardware accelerators, and also receives the transmission command stored parsing module opening command output module, the opening command based on the output of the memory module outputs the processed data to the storage unit the received data FIFO module;

[0128] 存储单元,还用于存储硬件加速器发送的处理后的数据。 [0128] The storage unit is further configured to store processed data transmission hardware accelerator.

[0129] 参见图6,本实施例基于图5中所示交互数据的方法的交互数据的系统。 [0129] Referring to Figure 6, a system based on the method shown in Figure 5 the interactive data interaction data according to the present embodiment.

[0130] 其中,数字信号处理器发送数据输出请求命令和数据接收命令请求的方式具体可参见上述实施例三中的步骤401和406的相关描述,命令解析模块接收数字信号处理器发送的数据输出请求命令,对数据输出请求命令进行解析,得到先入先出数据模块的输入开通命令和存储模块的输入开通命令,还用于接收数字信号处理器发送的数据接收请求命令,对数据接收请求命令进行解析,得到先入先出数据模块的输出开通命令和存储模块的输出开通命令的方式具体可参见上述实施例三的步骤402和407的相关描述,先入先出数据模块接收命令解析模块发送的先入先出数据模块的输入开通命令,根据先入先出数据模块的输入开通命令接收数字信号处理器发送的数据,并将数据按照先入先出顺序输出至存储模块,还用于接收命令解析模块发送的先入先出数据模块的输 [0130] wherein the digital signal processor transmits a data output request command and a data reception command request may be specific embodiment the above-described embodiments refer to a three step 401 and the related description 406, a data output command sent by the processor receives the digital signal analysis module request command, data output request command parse obtain FIFO input data block and the input commands the opening of the opening command storage module further receives the digital signal processor for a data transmission request command is received, the data reception request command analytical afford FIFO data module output opening command and a storage module outputs the opening command DETAILED see above embodiments step 402 and the related description three 407, FIFO data module receives the command FIFO resolution module sent a data module input opening command, the data module input opening command receives the digital signal sent by a processor on a first-in first-out, and the data in first in first out sequentially output to the storage module is further configured to receive a command analysis module transmits preconceived a first input data module 出开通命令,根据先入先出数据模块的输出开通命令接收存储模块发送的经硬件加速器处理后的数据,并将处理后的数据按照先入先出顺序输出至数字信号处理器的方式具体可参见上述实施例三中的步骤403和408的相关描述,存储模块接收命令解析模块发送的存储模块的输入开通命令,根据存储模块的输入开通命令接收先入先出数据模块输出的数据,还接收硬件加速器发送的数据输入请求命令,根据数据输入请求命令输出数据至硬件加速器,还用于接收硬件加速器发送的数据输出请求命令,根据硬件加速器发送的数据输出请求命令,接收硬件加速器发送的处理后的数据,接收命令解析模块发送的存储模块的输出开通命令,根据存储模块的输出开通命令将接收的处理后的数据输出至先入先出数据模块的方式具体可参见上述实施例三中的步骤404和409的相 An opening command the opening command receiving and storing module data by the hardware accelerator processing transmitted on a first-in first-out data output of the module, and the data processed in first-in first-out output sequence to the digital signal processor may specifically refer to the above description step III of Example 403 and 408, the input memory module receives a command analysis module transmits the storage module opening command, the opening command according to the input memory module receives FIFO data module output, also receives the hardware accelerator transmitted a data input request command, the output data request command to the data input hardware accelerator is further configured to receive the output of a hardware accelerator data transmission request command, data output request command sent by the hardware accelerator, process the received data transmission hardware accelerator, receiving an output command storage module parsing module transmitting the opening command, the opening command based on the output of the memory module outputs the data after receiving processing to FIFO data module DETAILED see step three above-mentioned embodiments 404 and 409 phase 描述,硬件加速器根据接收的数字信号处理器发送的数据处理命令,对数据进行处理的方式具体可参见上述实施例三中的步骤405的相关描述,此处不再一一赘述。 Description, a hardware accelerator according to the data processing command received transmitted digital signal processor, data is processed in a manner specific to see three step 405 described above related to the embodiments, not detailed herein.

[0131] 在本实施例中,数字信号处理器通过队列接口输出数据和接收数据。 [0131] In the present embodiment, the digital signal processor interface output queue and receive data through.

[0132] 本发明实施例提供的方法,通过先入先出数据模块根据命令解析模块对数字信号处理器发送的数据输出请求命令进行解析得到的先入先出数据模块的输入开通命令接收数字信号处理器发送的数据,并将数据发送至存储模块,先入先出数据模块根据命令解析模块对数字信号处理器的数据接收请求命令进行解析得到的先入先出数据模块的输出开通命令接收存储模块发送的经硬件加速器处理后的数据,并将处理后的数据输出至数字信号处理器,从而实现了交互数据的实时性,提高了系统性能。 [0132] The method provided in the embodiment of the present invention, FIFO data block according to a command parsed first-data output module of the digital signal processor transmits a request command parsed first-out data block input opening command receives a digital signal processor data to be transmitted, and transmits the data to the storage module, a first-in first-out data modules to the parsed command analysis data block of the digital signal processor receives a request command in accordance with the first output data block opening command receiving and storing module transmitted via the hardware accelerator processing data, and outputs the processed data to the digital signal processor, enabling real-time interactive data, system performance is improved.

[0133] 实施例四 [0133] Fourth Embodiment

[0134] 本发明实施例提供了一种交互数据的方法,结合上述实施例二提供的交互数据方法的内容,在存储模块的数量为多个的情况下,先入先出数据模块通过交叉总线与多个存储模块连接,参见图7,方法流程包括: [0134] Method embodiments of the present invention provides an interactive data, in conjunction with the above-described method for content interaction data according to the second embodiment, the number of the memory module is a case where a plurality of FIFO module via data bus crossing a plurality of memory modules are connected, see Figure 7, flow of the method comprising:

[0135] 501:数字信号处理器发送数据输出请求命令; [0135] 501: digital signal processor transmits a data output request command;

[0136] 针对该步骤,具体的实现方式包括但不限于: [0136] For this step, particular implementations include, but are not limited to:

[0137] 数字信号处理器通过队列接口发送数据输出请求命令。 [0137] The digital signal processor by transmitting a data output request command queue interface.

[0138] 502:命令解析模块接收数字信号处理器发送的数据输出请求命令,对数据输出请求命令进行解析,得到先入先出数据模块的输入开通命令、第一片选命令和存储模块的输入开通命令; [0138] 502: Data output command analysis module receives the digital signal processor transmits the request command, the data output request command parse obtain input data FIFO module opening command, the command and the chip select input of the first memory module opening command;

[0139] 503:交叉总线根据第一片选命令得到先入先出数据模块中的目的先入先出数据模块和存储模块中的目的存储模块。 [0139] 503: crossbus obtained object data FIFO module FIFO data module and a storage module according to the first object storage module chip select command.

[0140] 504:目的先入先出数据模块接收命令解析模块发送的先入先出数据模块的输入开通命令,根据先入先出数据模块的输入开通命令接收数字信号处理器发送的数据,并将数据按照先入先出顺序输出至目的存储模块; [0140] 504: object of the FIFO data module receives a command to the analysis module transmits the first input data block opening command, the opening command received digital signal data sent by the processor on a first-in first-out input data block, and data in accordance with first in first out memory module outputs sequentially to a destination;

[0141] 505:目的存储模块接收命令解析模块发送的存储模块的输入开通命令,根据存储模块的输入开通命令接收目的先入先出数据模块输出的数据,还接收硬件加速器发送的数据输入请求命令,根据数据输入请求命令输出数据至硬件加速器; [0141] 505: an input object storing means for receiving command analysis module transmits the storage module opening command, the opening command according to the input of the memory module receiving object FIFO data module output, but also receives the data input hardware accelerator transmission request command, output data request command to the hardware accelerator, the data input;

[0142] 具体的,存储模块包括: [0142] Specifically, the memory module comprising:

[0143] 控制单元,用于接收命令解析模块发送的存储模块的输入开通命令,根据存储模块的输入开通命令接收先入先出数据模块输出的数据,还接收硬件加速器发送的数据输入请求命令,根据数据输入请求命令使存储单元输出数据至硬件加速器; [0143] a control unit for receiving an input command analysis module transmits the storage module opening command, the opening command according to the input memory module receives FIFO data module output, but also receives the data input hardware accelerator transmission request command, according to a data input request command to the output data of the memory cell hardware accelerator;

[0144] 存储单元,用于存储控制单元接收的数据。 [0144] The storage unit for storing data received by the control unit.

[0145]目的存储模块是存储模块中的一至多个存储模块,目的存储模块包括:控制单元,该控制单元的描述方式详见步骤505中关于存储模块中的控制单元的相关描述;存储单元,该存储单元的描述方式详见步骤505中关于存储模块中的控制单元的相关描述。 [0145] object module is a memory module to store a plurality of memory modules, object storage module comprises: a control unit, the control unit of the embodiment described refer to step 505 described with respect to the relevant storage module control unit; a storage unit, described embodiment of the memory cell associated detailed description of step 505 in the storage module of the control unit.

[0146] 506:硬件加速器根据接收的数字信号处理器发送的数据处理命令,对数据进行处理,并发送数据输出命令请求至目的存储模块; [0146] 506: The hardware accelerator processing data received digital signal processor transmits a command, process the data, and sends the request to the object data output command storage module;

[0147] 507:数字信号处理器发送数据接收请求命令; [0147] 507: digital signal processor transmits a data reception request command;

[0148] 针对该步骤,具体的实现方式包括但不限于: [0148] For this step, particular implementations include, but are not limited to:

[0149] 数字信号处理器通过队列接口发送数据接收请求命令。 [0149] The digital signal processor transmits the data request command received by the interface queue.

[0150] 508:命令解析模块接收数字信号处理器发送的数据接收请求命令,对数据接收请求命令进行解析,得到先入先出数据模块的输出开通命令、第二片选命令和存储模块的输出开通命令; [0150] 508: data command analysis module receives the digital signal processor transmits a request command is received, the data receiving request command parse obtain the output data FIFO module opening command, the second command and the chip select output opening of the storage module command;

[0151] 509:交叉总线根据第二片选命令得到先入先出数据模块中的目的先入先出数据模块和存储模块中的目的存储模块; [0151] 509: crossbus obtained object data FIFO module FIFO data module and a storage module storing the object module according to a second chip-select command;

[0152] 510:目的先入先出数据模块接收命令解析模块发送的先入先出数据模块的输出开通命令,根据先入先出数据模块的输出开通命令接收目的存储模块发送的经硬件加速器处理后的数据,并将处理后的数据按照先入先出顺序输出至数字信号处理器; [0152] 510: object of the FIFO data module receives a command to the analysis module transmits the first output data block of the opening command, data of a data module output opening command receiving object storage module is transmitted via a hardware accelerator processing according to the first in first out and the processed data in accordance with first in first out sequentially output to the digital signal processor;

[0153] 511:目的存储模块接收硬件加速器发送的数据输出请求命令,根据硬件加速器发送的数据输出请求命令,接收硬件加速器发送的处理后的数据,还接收命令解析模块发送的存储模块的输出开通命令,根据存储模块的输出开通命令将接收的处理后的数据输出至目的先入先出数据模块。 [0153] 511: data output purpose hardware accelerator transmitting storage module receives a request command for requesting command data output hardware accelerator transmitted processed data receiving hardware accelerator transmitted also receives command storage module parsing module transmits an output opening command, the data output of the processing module outputs the stored provisioning commands received object to the FIFO data module.

[0154] 具体的,存储模块包括: [0154] Specifically, the memory module comprising:

[0155] 控制单元,还用于接收硬件加速器发送的数据输出请求命令,根据硬件加速器发送的数据输出请求命令,使存储单元接收硬件加速器发送的处理后的数据,还接收命令解析模块发送的存储模块的输出开通命令,根据存储模块的输出开通命令将存储单元接收的处理后的数据输出至先入先出数据模块; [0155] The control unit is further configured to receive the output of a hardware accelerator data transmission request command, data output request command sent by the hardware accelerator, the memory cell receives the data transmission processing hardware accelerators, and also receives the transmission command stored parsing module opening command output module, the opening command based on the output of the memory module outputs the processed data to the storage unit the received data FIFO module;

[0156] 存储单元,还用于存储硬件加速器发送的处理后的数据。 [0156] The storage unit is further configured to store processed data transmission hardware accelerator.

[0157]目的存储模块是存储模块中的一至多个存储模块,目的存储模块包括:控制单元,该控制单元的描述方式详见步骤511中关于存储模块中的控制单元的相关描述;存储单元,该存储单元的描述方式详见步骤511中关于存储模块中的控制单元的相关描述。 [0157] object module is a memory module to store a plurality of memory modules, object storage module comprises: a control unit, the control unit of the embodiment described refer to step 511 described with respect to the relevant storage module control unit; a storage unit, described embodiment of the memory cell associated detailed description of step 511 in the storage module of the control unit.

[0158] 在本实施例中,为了提高系统性能,对数字信号处理器进行扩展,扩展了多个队列接口,数字信号处理器通过队列接口发送数据输出请求命令和数据接收命令请求,通过另外的队列接口输出数据和接收数据,通过该队列接口传输的数据是按先后顺序传输的。 [0158] In the present embodiment, in order to improve system performance, the digital signal processor is expanded, a plurality of extended queue interface, a digital signal processor and a data receiving request command through the command request queue output interface to send data, by a further interface output queue and receive data through the data queue interface is transmitted by the transmission order.

[0159] 参见图8,本实施例基于图7中所示交互数据的方法的交互数据的系统。 [0159] Referring to Figure 8, a system based on the method shown in FIG. 7 interactive data interaction data according to the present embodiment.

[0160] 其中,数字信号处理器发送数据输出请求命令和数据接收命令请求的方式具体可参见上述实施例四中的步骤501和507的相关描述,命令解析模块接收数字信号处理器发送的数据输出请求命令,对数据输出请求命令进行解析,得到先入先出数据模块的输入开通命令和存储模块的输入开通命令,还用于接收数字信号处理器发送的数据接收请求命令,对数据接收请求命令进行解析,得到先入先出数据模块的输出开通命令和存储模块的输出开通命令的方式具体可参见上述实施例四的步骤502和508的相关描述,交叉总线根据片选命令得到先入先出数据模块中的目的先入先出数据模块和存储模块中的目的存储模块的方式可参见上述实施例四中的步骤503和509的相关描述,先入先出数据模块接收命令解析模块发送的先入先出数据模块的输入开通命令,根据先入先出 [0160] wherein the digital signal processor transmits a data output request command reception mode and command request data may specifically refer to the four steps in Example 501 and the related description 507, a data output command analysis module receives the transmitted digital signal processor request command, data output request command parse obtain FIFO input data block and the input commands the opening of the opening command storage module further receives the digital signal processor for a data transmission request command is received, the data reception request command analytical afford FIFO output data block establishment mode output command and a storage module opening command may specifically refer to steps of the above fourth embodiment related description 502 and 508, crossbus obtained FIFO data module according to the chip select command the object of the first-in first-out data modules and memory modules purpose memory module can be found in the above-described embodiment, in step four of the 503 and the related description 509, FIFO data module receives the command analysis module transmits the FIFO data module opening command input, according to first in first out 数据模块的输入开通命令接收数字信号处理器发送的数据,并将数据按照先入先出顺序输出至存储模块,还用于接收命令解析模块发送的先入先出数据模块的输出开通命令,根据先入先出数据模块的输出开通命令接收存储模块发送的经硬件加速器处理后的数据,并将处理后的数据按照先入先出顺序输出至数字信号处理器的方式具体可参见上述实施例四中的步骤504和510的相关描述,存储模块接收命令解析模块发送的存储模块的输入开通命令,根据存储模块的输入开通命令接收先入先出数据模块输出的数据,接收硬件加速器发送的数据输入请求命令,根据数据输入请求命令发送数据至硬件加速器,还用于接收硬件加速器发送的数据输出请求命令,根据硬件加速器发送的数据输出请求命令,接收硬件加速器发送的处理后的数据,接收命令解析模块发送的 Data module input opening command received data in the digital signal sent by the processor, and the data in first in first out sequentially output to the storage module is further configured to receive a command analysis module transmits the FIFO output data module opening command, according to a first in first after the data processing module outputs data stored in the receiving opening command sent by the hardware accelerator module, the data processed in accordance with the output of first in first out order to the digital signal processor can be found in the above specific manner according to a fourth embodiment of step 504 and the related description 510, the storage module receives a command input storage module parsing module transmitting the opening command, the opening command according to the input memory module receives FIFO data module output, the data input receiving hardware accelerator transmission request command, the data input request command transmitting data to the hardware accelerator is further configured to output data after receiving the data transmission request command to the hardware accelerator, in accordance with a data output request command sent by the hardware accelerator, the transmission reception processing hardware accelerator, receiving the transmitted command analysis module 储模块的输出开通命令,根据存储模块的输出开通命令将接收的处理后的数据输出至先入先出数据模块的方式具体可参见上述实施例四中的步骤505和511的相关描述,硬件加速器根据接收的数字信号处理器发送的数据处理命令,对数据进行处理的方式具体可参见上述实施例四中的步骤506的相关描述,此处不再一一赘述。 Output hopper module opening command, the opening command based on the output of the memory module outputs the data after receiving processing to first-in first-out data modules may specifically refer to steps of the above Fourth embodiment Description 505 and 511, a hardware accelerator according to the digital signal processor receives the pattern data transmission processing command, the data processing steps can be found in the four specific examples in the related description 506, not detailed herein.

[0161] 为了更好的显示交叉总线根据片选命令得到目的先入先出数据模块和目的存储模块,在图8中,数据输出队列端口和数据接收队列端口分别于先入先出数据模块一一对应,一个数据输出队列端口与一个先入先出数据模块连接,一个数据接收队列端口与一个先入先出数据模块连接,先入先出数据模块与存储模块通过交叉总线连接。 [0161] In order to better show cross obtained according to the purpose chip select bus command FIFO data storage module and a destination module, in FIG. 8, a data output port queues and receive queues data port, respectively, FIFO data modules correspond , a data output port and queue a FIFO data module is connected, a data port and a receive queue FIFO data module is connected, a data FIFO module and memory module are connected by a bus crossing. 交叉总线通过片选命令得到先入先出数据模块中的目的先入先出数据模块和存储模块中的目的存储模块。 CROSS bus chip select command to obtain target data FIFO module FIFO data module and a storage module object storage module.

[0162] 在本实施例中,数字信号处理器通过队列接口输出数据和接收数据。 [0162] In the present embodiment, the digital signal processor interface output queue and receive data through.

[0163] 本发明实施例提供的方法,通过先入先出数据模块根据命令解析模块对数字信号处理器发送的数据输出请求命令进行解析得到的先入先出数据模块的输入开通命令接收数字信号处理器发送的数据,并将数据发送至存储模块,先入先出数据模块根据命令解析模块对数字信号处理器的数据接收请求命令进行解析得到的先入先出数据模块的输出开通命令接收存储模块发送的经硬件加速器处理后的数据,并将处理后的数据输出至数字信号处理器,从而实现了交互数据的实时性,提高了系统性能。 [0163] The method provided in the embodiment of the present invention, FIFO data block according to a command parsed first-data output module of the digital signal processor transmits a request command parsed first-out data block input opening command receives a digital signal processor data to be transmitted, and transmits the data to the storage module, a first-in first-out data modules to the parsed command analysis data block of the digital signal processor receives a request command in accordance with the first output data block opening command receiving and storing module transmitted via the hardware accelerator processing data, and outputs the processed data to the digital signal processor, enabling real-time interactive data, system performance is improved.

[0164] 需要说明的是:上述实施例提供的交互数据的系统在交互数据时,仅以上述各功能模块的划分进行举例说明,实际应用中,可以根据需要而将上述功能分配由不同的功能模块完成,即将系统的内部结构划分成不同的功能模块,以完成以上描述的全部或者部分功能。 [0164] Note that: the above-described embodiment the system interaction data provided in the interactive data, division of the foregoing functional modules is illustrated, in practice, according to the necessity foregoing functions by different functional completed module, the internal structure of the system is divided into different functional modules, all or part of the functions described above. 另外,上述实施例提供的交互数据的系统与交互数据的方法实施例属于同一构思,其具体实现过程详见方法实施例,这里不再赘述。 Further, the procedure of the data system interact with the above-described embodiments provide interactive data according to the same concept and specific embodiments of the method implementation process will not be repeated here.

[0165] 上述本发明实施例序号仅仅为了描述,不代表实施例的优劣。 Embodiment [0165] The present invention No. merely for description, the embodiments do not represent the merits embodiment.

[0166] 本领域普通技术人员可以理解实现上述实施例的全部或部分步骤可以通过硬件来完成,也可以通过程序来指令相关的硬件完成,所述的程序可以存储于一种计算机可读存储介质中,上述提到的存储介质可以是只读存储器,磁盘或光盘等。 [0166] Those of ordinary skill in the art may understand that the above embodiments all or part of the steps may be implemented by hardware, by a program instruction may be relevant hardware, the program may be stored in a computer-readable storage medium in the above-mentioned storage medium may be a read-only memory, magnetic or optical disk.

[0167] 以上所述仅为本发明的较佳实施例,并不用以限制本发明,凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。 [0167] The foregoing is only preferred embodiments of the present invention, not intended to limit the present invention within the spirit and principle of the present invention, any modification, equivalent replacement, or improvement, it should be included in the present within the scope of the invention.

Claims (7)

  1. 1.一种交互数据的系统,所述系统包括:数字信号处理器和硬件加速器,其特征在于,所述系统还包括:命令解析模块、先入先出数据模块和存储模块; 所述命令解析模块,用于接收数字信号处理器发送的数据输出请求命令,对所述数据输出请求命令进行解析,得到所述先入先出数据模块的输入开通命令和所述存储模块的输入开通命令; 所述命令解析模块,还用于接收所述数字信号处理器发送的数据接收请求命令,对所述数据接收请求命令进行解析,得到所述先入先出数据模块的输出开通命令和所述存储模块的输出开通命令; 所述先入先出数据模块,用于接收所述命令解析模块发送的先入先出数据模块的输入开通命令,根据所述先入先出数据模块的输入开通命令接收所述数字信号处理器发送的数据,并将所述数据按照先入先出顺序输出至所述存储模 1. A system for interactive data, said system comprising: a digital signal processor and the hardware accelerator, wherein said system further comprises: command analysis module, FIFO data module and a storage module; the command analysis module data output means for receiving the digital signal processor transmits the request command, the command parse the data output request, to obtain the FIFO input data block and the input commands the opening of the opening command storage module; said command analyzing the output module is further for receiving said digital signal processor, a data transmission request command is received, the data receiving request command parsing, to obtain the output data FIFO module opening command the opening and the storage module command; the FIFO data module, for receiving the command transmitted to the parsing module of the first input data block command opening based on the FIFO data input module receives the open command transmitted digital signal processor data, and the data in FIFO order to the memory mode output 块; 所述先入先出数据模块,还用于接收所述命令解析模块发送的先入先出数据模块的输出开通命令,根据所述先入先出数据模块的输出开通命令接收所述存储模块发送的经硬件加速器处理后的数据,并将所述处理后的数据按照先入先出顺序输出至所述数字信号处理器; 所述存储模块,用于接收所述命令解析模块发送的存储模块的输入开通命令,根据所述存储模块的输入开通命令接收所述先入先出数据模块输出的数据,还接收所述硬件加速器发送的数据输入请求命令,根据所述数据输入请求命令发送所述数据至所述硬件加速器; 所述存储模块,还用于接收所述硬件加速器发送的数据输出请求命令,根据所述硬件加速器发送的数据输出请求命令,接收所述硬件加速器发送的处理后的数据,还接收所述命令解析模块发送的存储模块的输出开通命令,根 Block; data out of the FIFO module is further configured to receive the command analysis module transmits the output data FIFO opening command module, according to the data of the output FIFO module receiving opening command sent by the storage module by data processing hardware accelerator, and the processed data in accordance with first in first out sequentially outputting to the digital signal processor; the memory module, for receiving the command input means for transmitting storage module parsing the opening command, according to the input of the memory module receiving the open command FIFO data output from the data module, the data input also receives the transmission request command hardware accelerator, according to the data request command to transmit the data to the input hardware accelerator; the storage module is further configured to receive the output of the accelerator hardware data transmission request command, data output request command sent by the hardware accelerator, receiving said processed data sent by the hardware accelerator, also receives output said command analysis means for transmitting storage module of the opening command, the root 所述存储模块的输出开通命令将接收的所述处理后的数据输出至所述先入先出数据模块; 其中,所述硬件加速器发送的处理后的数据为所述硬件加速器根据接收的所述数字信号处理器发送的数据处理命令,对所述数据进行处理得到的; 其中,所述系统,还包括: 交叉总线Crossbar ; 相应地,所述命令解析模块还用于接收数字信号处理器发送的数据输出请求命令,对所述数据输出请求命令进行解析,还得到第一片选命令; 所述交叉总线接收所述命令解析模块发送的第一片选命令,根据所述第一片选命令得到所述先入先出数据模块中的目的先入先出数据模块和所述存储模块中的目的存储模块; 相应地,所述命令解析模块还用于接收数字信号处理器发送的数据接收请求命令,对所述数据接收请求命令进行解析,还得到第二片选命令; 所述交叉总线接收 Outputs the output data of the memory module opening command to process the received FIFO data module; wherein the processed data is sent to the hardware accelerator hardware accelerator according to the received digital the data processing command signal sent by the processor, for processing the data obtained; wherein, said system further comprising: a cross-bus on Crossbar; accordingly, the command analysis module is further for receiving data transmitted from a digital signal processor output request command, the data output request command to parse the command also selected to obtain the first sheet; intersecting said first sheet receiving the command bus command analysis module selected from the transmitted, to obtain the first sheet is selected according to the command said FIFO module object data FIFO data module and the storage module object storage module; accordingly, the command analysis module further receives the digital signal processor for a data transmission request command is received, on the said data receiving request command parsing, also received a second chip select command; receiving said crossbus 述命令解析模块发送的第二片选命令,根据所述第二片选命令得到所述先入先出数据模块中的目的先入先出数据模块和所述存储模块中的目的存储模块。 Said second sheet is selected from the command parse module sends a command to obtain the second sheet is selected according to the command FIFO data object module FIFO data module and the storage module object storage module.
  2. 2.根据权利要求1所述的系统,其特征在于,所述存储模块,包括: 控制单元,用于接收所述命令解析模块发送的存储模块的输入开通命令,根据所述存储模块的输入开通命令接收所述先入先出数据模块输出的数据,还接收所述硬件加速器发送的数据输入请求命令,根据所述数据输入请求命令使存储单元输出所述数据至所述硬件加速器; 所述存储单元,用于存储所述控制单元接收的数据; 所述控制单元,还用于接收所述硬件加速器发送的数据输出请求命令,根据所述硬件加速器发送的数据输出请求命令,使所述存储单元接收所述硬件加速器发送的处理后的数据,还接收所述命令解析模块发送的存储模块的输出开通命令,根据所述存储模块的输出开通命令将所述存储单元接收的所述处理后的数据输出至所述先入先出数据模块; 所述存储单元,还用于 2. The system according to claim 1, wherein said memory module, comprising: a control unit for receiving the command input storage module transmitting the opening command parsing module, according to the input opening of the storage module receiving said command FIFO data module output, the data input also receives the transmission request command hardware accelerator, according to the data request command to the memory unit to output the input data to the hardware accelerator; said storage unit for storing the control data receiving unit; wherein the control unit is further configured to receive the output of said hardware accelerator data transmission request command, data output request command sent by the hardware accelerator, so that the storage unit to receive data outputs of the data processing hardware accelerators transmitted, also receives the output of the command analysis module means for transmitting the stored commands opening, the opening command based on the output of the memory module to the memory unit receives the processing FIFO to the data module; the storage unit is further configured to 储所述硬件加速器发送的处理后的数据。 The processed data transmitted to the storage hardware accelerator.
  3. 3.根据权利权利要求1所述的系统,其特征在于,所述数字信号处理器通过命令队列接口发送数据输出请求命令和数据接收命令请求; 所述数字信号处理器通过数据队列接口输出数据和接收数据。 3. The system of claim 1, characterized in that the commands and data received digital signal processor command requesting the transmission request command through the output queue of data interfaces; the digital signal processor via the data interface output data queue, and Receive data.
  4. 4.一种基于权利要求1-3任一项交互数据系统的交互数据的方法,其特征在于,所述方法包括: 所述命令解析模块接收数字信号处理器发送的数据输出请求命令,对所述数据输出请求命令进行解析,得到所述先入先出数据模块的输入开通命令和所述存储模块的输入开通命令; 所述先入先出数据模块接收所述命令解析模块发送的先入先出数据模块的输入开通命令,根据所述先入先出数据模块的输入开通命令接收所述数字信号处理器发送的数据,并将所述数据按照先入先出顺序输出至所述存储模块; 所述存储模块接收所述命令解析模块发送的存储模块的输入开通命令,根据所述存储模块的输入开通命令接收所述先入先出数据模块输出的数据,还接收所述硬件加速器发送的数据输入请求命令,根据所述数据输入请求命令发送所述数据至所述硬件加速器; 其 4. Based on the interaction data as claimed in claim any one of 1-3 interaction data system, characterized in that, the method comprising: parsing the command data output means for receiving the digital signal processor transmits the request command to the said data output request command parse the FIFO to obtain the input data block and the input commands the opening of the opening command storage module; said data FIFO means for receiving said command sent to the parsing module of the first data block input command opening based on the FIFO data input module receives provisioning commands sent by the digital signal processor, and the data in said FIFO memory to sequentially output module; receiving the storage module said command input means for transmitting storage module parses the command opening, said opening receiving the command FIFO module outputs the data according to the input of the memory module, which also receives the input data request command transmission hardware accelerator, in accordance with the said data input request command transmitting the data to the hardware accelerator; which 中,所述交互数据的系统还包括交叉总线,所述方法还包括: 所述命令解析模块接收数字信号处理器发送的数据输出请求命令,对所述数据输出请求命令进行解析,还得到第一片选命令; 所述交叉总线Crossbar接收所述命令解析模块发送的第一片选命令,根据所述第一片选命令得到所述先入先出数据模块中的目的先入先出数据模块和所述存储模块中的目的存储模块。 The system further comprises a cross-interaction data bus, said method further comprising: parsing the command data output means for receiving the digital signal processor transmits the request command, the command parse the data output request, to obtain a first further chip select command; crossbus Crossbar receiving said first sheet is selected from the command sent by the command analysis module, the first sheet is selected according to the command to obtain target data FIFO module FIFO and the data module storage module object storage module.
  5. 5.根据权利要求4所述的方法,其特征在于,所述数字信号处理器通过命令队列接口发送数据输出请求命令和数据接收命令请求; 所述数字信号处理器通过数据队列接口输出数据和接收数据。 5. The method as claimed in claim 4, wherein said digital signal processor and a data receiving request command through the command request command transmitting data output queue interface; the digital signal processor outputs data through the data queue interface and receiving data.
  6. 6.一种基于权利要求1-3任一项交互数据系统的交互数据的方法,其特征在于,所述方法包括: 所述命令解析模块接收所述数字信号处理器发送的数据接收请求命令,对所述数据接收请求命令进行解析,得到所述先入先出数据模块的输出开通命令和所述存储模块的输出开通命令; 所述先入先出数据模块接收所述命令解析模块发送的先入先出数据模块的输出开通命令,根据所述先入先出数据模块的输出开通命令接收所述存储模块发送的经硬件加速器处理后的数据,并将所述处理后的数据按照先入先出顺序输出至所述数字信号处理器; 所述存储模块接收所述硬件加速器发送的数据输出请求命令,根据所述硬件加速器发送的数据输出请求命令,接收所述硬件加速器发送的处理后的数据,还接收所述命令解析模块发送的存储模块的输出开通命令,根据所述存 6. Based on the interaction data to claim any one of 1-3 interaction data system, characterized in that, the method comprising: parsing the command module receiving the data transmitted from the digital signal processor receives a request command, the data receiving request command parsing, to obtain the output data FIFO module output opening commands and command the opening of the storage module; said data FIFO means for receiving said command sent to the parsing module of the first data output opening command module, according to the FIFO output data of said module receiving opening command storage module data transmission process by the hardware accelerator, and the treatment after the first in first out order according to the desired output said digital signal processor; data storage means for receiving the output of the transmission request command hardware accelerator, according to the data output request command sent by the hardware accelerator, to receive the processed data transmitted from hardware accelerator, also receives the command analysis means for transmitting storage module an output opening commands based on the stored 模块的输出开通命令将接收的所述处理后的数据输出至所述先入先出数据模块; 其中,所述硬件加速器发送的处理后的数据为所述硬件加速器根据接收的所述数字信号处理器发送的数据处理命令,对所述数据进行处理得到的; 其中,所述交互数据的系统还包括交叉总线,所述方法还包括: 所述命令解析模块接收数字信号处理器发送的数据接收请求命令,对所述数据接收请求命令进行解析,还得到第二片选命令; 所述交叉总线Crossbar接收所述命令解析模块发送的第二片选命令,根据所述第二片选命令得到所述先入先出数据模块中的目的先入先出数据模块和所述存储模块中的目的存储模块。 Data output module outputs the opening command to the processing of the received FIFO data module; wherein the processed data is sent to the hardware accelerator hardware accelerator according to the received digital signal processor transmission data processing commands to process the data obtained; wherein said system further comprises a cross-interaction data bus, said method further comprising: a data analysis module receives the transmitted digital signal processor commands received request command , the data receiving request command parsing, also received a second chip select command; crossbus Crossbar receiving said second sheet is selected from the commands sent by the command analysis module to obtain the second sheet is selected according to the command FIFO first the destination data module FIFO data module and the storage module object storage module.
  7. 7.根据权利要求6所述的方法,其特征在于,所述数字信号处理器通过命令队列接口发送数据输出请求命令和数据接收命令请求; 所述数字信号处理器通过数据队列接口输出数据和接收数据。 7. The method according to claim 6, wherein said digital signal processor and a data receiving request command through the command request command transmitting data output queue interface; the digital signal processor outputs data through the data queue interface and receiving data.
CN 201210508999 2012-11-23 2012-11-23 Interactive data system and method CN103019973B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201210508999 CN103019973B (en) 2012-11-23 2012-11-23 Interactive data system and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201210508999 CN103019973B (en) 2012-11-23 2012-11-23 Interactive data system and method

Publications (2)

Publication Number Publication Date
CN103019973A true CN103019973A (en) 2013-04-03
CN103019973B true CN103019973B (en) 2015-08-26

Family

ID=47968597

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201210508999 CN103019973B (en) 2012-11-23 2012-11-23 Interactive data system and method

Country Status (1)

Country Link
CN (1) CN103019973B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1829979A (en) * 2003-08-05 2006-09-06 Sap股份公司 A method of data caching
CN202084032U (en) * 2011-03-24 2011-12-21 北京工商大学 IP (Internet Protocol) core based on two-dimensional (2D) IDCT (Inverse Discrete Cosine Transformation) distributed algorithm of SOPC (System on Programmable Chip) technology
CN102298567A (en) * 2010-06-28 2011-12-28 安凯(广州)微电子技术有限公司 One kind of a central processing and graphics acceleration integrated mobile processor architecture

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1829979A (en) * 2003-08-05 2006-09-06 Sap股份公司 A method of data caching
CN102298567A (en) * 2010-06-28 2011-12-28 安凯(广州)微电子技术有限公司 One kind of a central processing and graphics acceleration integrated mobile processor architecture
CN202084032U (en) * 2011-03-24 2011-12-21 北京工商大学 IP (Internet Protocol) core based on two-dimensional (2D) IDCT (Inverse Discrete Cosine Transformation) distributed algorithm of SOPC (System on Programmable Chip) technology

Also Published As

Publication number Publication date Type
CN103019973A (en) 2013-04-03 application

Similar Documents

Publication Publication Date Title
US5237670A (en) Method and apparatus for data transfer between source and destination modules
US20050138638A1 (en) Object request broker for accelerating object-oriented communications and method
US20060095621A1 (en) Methods and apparatuses for generating a single request for block transactions over a communication fabric
CN101488922A (en) Network-on-chip router having adaptive routing capability and implementing method thereof
CN101650698A (en) Method for realizing direct memory access
US7912997B1 (en) Direct memory access engine
CN102073481A (en) Multi-kernel DSP reconfigurable special integrated circuit system
CN102521201A (en) Multi-core DSP (digital signal processor) system-on-chip and data transmission method
CN102685017A (en) On-chip network router based on field programmable gate array (FPGA)
CN101667169A (en) Multi-processor parallel processing system for digital signals
JP2008003711A (en) Memory system and memory module
US6954869B2 (en) Methods and apparatus for clock domain conversion in digital processing systems
US6901496B1 (en) Line rate buffer using single ported memories for variable length packets
US8972630B1 (en) Transactional memory that supports a put with low priority ring command
CN101901200A (en) Method for realizing double advanced high-performance bus (AHB) Master interface-based on-chip direct memory access (DMA) controller
CN101882116A (en) Method for realizing audio transmission and mobile terminal
CN104915322A (en) Method for accelerating convolution neutral network hardware and AXI bus IP core thereof
US20090300324A1 (en) Array type processor and data processing system
US20130086398A1 (en) Managing sideband segments in on-die system fabric
US20110004740A1 (en) Data transfer apparatus, information processing apparatus and method of setting data transfer rate
US20150341260A1 (en) Managing sideband routers in on-die system fabric
US20060085587A1 (en) CPU system, bus bridge, control method therefor, and computer system
US20160011987A1 (en) Efficient search key controller with standard bus interface, external memory interface, and interlaken lookaside interface
CN101645832A (en) Processing method of network data packets for virtual machine based on FPGA
CN103198856A (en) DDR (Double Data Rate) controller and request scheduling method

Legal Events

Date Code Title Description
C06 Publication
C10 Request of examination as to substance
C14 Granted