CN102867158A - Memory switching method, memory switching device and terminal with dual systems - Google Patents
Memory switching method, memory switching device and terminal with dual systems Download PDFInfo
- Publication number
- CN102867158A CN102867158A CN201110189238XA CN201110189238A CN102867158A CN 102867158 A CN102867158 A CN 102867158A CN 201110189238X A CN201110189238X A CN 201110189238XA CN 201110189238 A CN201110189238 A CN 201110189238A CN 102867158 A CN102867158 A CN 102867158A
- Authority
- CN
- China
- Prior art keywords
- memory block
- state
- memory
- terminal
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention discloses a memory switching method, a memory switching device and a terminal with dual systems. Corresponding memory blocks are selected by a memory controller, so that the terminal works in the systems corresponding to different memory blocks, re-development of a special computer main board for the terminal with the dual systems is avoided, and the cost of a computer with the dual systems is reduced. Moreover, as re-development of the special main board for the terminal with the dual systems is omitted, design and development cycle is shortened, and the terminal has more competitive advantages in similar products.
Description
Technical field
The present invention relates to two net isolation technology fields, particularly in dual-system computer a kind of method of switching internal memory, install and have the terminal of dual system.
Background technology
Along with the raising of demand for security, unit, single network can not satisfy the office demand of government and some enterprises.Intrasystem each terminating machine not only needs to connect, forms network, but also needs at any time to be connected with the system outer network, for example with being connected of internet, so the unsafe factors such as the virus of outer net, wooden horse invasion bring huge potential safety hazard to E-Government.Therefore, can either be between two nets switch fast, can successfully resist again the active demand that various attacks under the complex network environment becomes the user, so technology of network isolation arises at the historic moment.
At present, the complete machine isolation is the isolation technology of latest generation.It realizes that principle is roughly as follows:
A physical isolation card is set in computing machine, as adopts 8051 chips such as grade, this physical isolation card inserts in the PCI slot of mainboard.One or more hard disk can be set to be respectively applied to Inside and outside network in this computing machine.If a hard disk needs this hard drive space to be divided into two parts, the complete physical isolation of these two parts.The hard disk that is used for Inside and outside network is installed respectively an operating system, so that use the Intranet of the first system and the outer net difference independent operating of application second system.Inside and outside network uses respectively different hard disk drive (HDD, Hard Driver Disk), dual inline memory module (DIMM, Dual Inline Memory Module), network interface (such as RJ45) and USB (universal serial bus) (USB, Universal Serial BUS) interface.
Each start has intranet and extranet and selects the interface, enters the first system such as Intranet still enters second system such as outer net for user selection, and perhaps start acquiescence enters the first system Intranet.After the normal operation of a certain network (Intranet or outer net), switch if need to carry out intranet and extranet, need to reenter intranet and extranet and select the interface, select another network, enter selected Intranet or outer net after restarting computing machine.
Using the complete machine isolation technology, realized the physical isolation of internal memory, thereby realized the fully isolation of inner all memory units of computing machine (PC), therefore is the physical isolation on the complete meaning, and security is improved significantly.
In order to realize the physical isolation on the complete meaning, must make internal memory realize physical isolation, and in the prior art, the physical isolation of internal memory by being set at mainboard, realize by the internal memory buffer circuit, like this, will be internal memory buffer circuit reserved location on mainboard.That is to say, the mainboard in the common computer and same model can not be general for the mainboard of double network isolation computer.
The update of computer product is very fast; often having new product releases; and a new product of every release for it can be applied to dual system such as two net isolation field, all must can be applied to for the employed mainboard redevelopment one of this new product the mainboard of dual system such as the isolation of two net.Therefore, must cause the cycle of designing and developing of dual system such as double network isolation computer mainboard long, the high in cost of production problem also causes the cost of dual-system computer high simultaneously.
Summary of the invention
The embodiment of the invention is to provide a kind of method of switching internal memory, installs and have the terminal of dual system, is applied in the double network isolation computer, and it can avoid again developing the computer motherboard that is exclusively used in dual system, thereby reduces the cost of dual-system computer.
The embodiment of the invention provides a kind of method of switching internal memory, be applied to the terminal of dual system, have the first memory block and the second memory block in the described terminal, wherein, the first system in described the first memory block and the described terminal is corresponding, second system in described the second memory block and the described terminal is corresponding, the data security of described the first system is higher than described second system, described terminal also includes Memory Controller Hub, described Memory Controller Hub and described the first memory block be connected the second memory block and be connected respectively, described method comprises:
Receive first signal, wherein, described first signal has the first state and the second state, and described the first state is used to indicate described terminal works in the dual system isolation, and described the second state is used to indicate described terminal works in non-dual system isolation;
When definite described first signal is in the first state, receive secondary signal, wherein, described secondary signal has the third state and the 4th state, and the described third state is used to indicate selects the first memory block, described the 4th state to be used to indicate selection the second memory block;
Control described Memory Controller Hub according to the state of described secondary signal, by described the first memory block of described Memory Controller Hub choice for use or described the second memory block.
Wherein, described first signal and secondary signal are from mainboard.
Wherein, described Memory Controller Hub selects to use described the first memory block or described the second memory block by memory select signal and clock enable signal.
Wherein, described the first system makes described terminal works in Intranet, and described second system makes described terminal works in outer net.
The embodiment of the invention also provides a kind of device that switches internal memory, be applied to the terminal of dual system, have the first memory block and the second memory block in the described terminal, wherein, the first system in described the first memory block and the described terminal is corresponding, second system in described the second memory block and the described terminal is corresponding, the data security of described the first system is higher than described second system, described terminal also includes Memory Controller Hub, described Memory Controller Hub and described the first memory block be connected the second memory block and be connected respectively, described device comprises:
The first receiving element, be used for receiving first signal, wherein, described first signal has the first state and the second state, described the first state is used to indicate described terminal works in the dual system isolation, and described the second state is used to indicate described terminal works in non-dual system isolation;
The second receiving element is used for receiving secondary signal when definite described first signal is in the first state, wherein, described secondary signal has the third state and the 4th state, and the described third state is used to indicate selects the first memory block, described the 4th state to be used to indicate selection the second memory block;
The internal memory selected cell is used for controlling described Memory Controller Hub according to the state of described secondary signal, by described the first memory block of described Memory Controller Hub choice for use or described the second memory block.
Wherein, described first signal and secondary signal are from mainboard.
Wherein, described Memory Controller Hub is positioned at the CPU of described terminal.
Wherein, described the first memory block and the second memory block comprise respectively one or more memory bars.
The embodiment of the invention also provides a kind of terminal with dual system, comprising:
The first system;
Second system, wherein, the data security of described the first system is higher than described second system;
The first memory block is corresponding with described the first system;
The second memory block is corresponding with described second system;
Memory Controller Hub, with described the first memory block be connected the second memory block and be connected respectively;
Wherein, first signal when described terminal reception, and include when being used to indicate described terminal works in the first state of dual system isolation at described first signal, described terminal also is used for receiving secondary signal, described secondary signal has the third state and the 4th state, the described third state is used to indicate selects the first memory block, described the 4th state to be used to indicate selection the second memory block; Based on the state of described secondary signal, described Memory Controller Hub is used for going described the first memory block of choice for use or described the second memory block.
Wherein, described Memory Controller Hub is positioned at the CPU of described terminal;
Described the first memory block and the second memory block comprise respectively one or more memory bars.
Use method, device and terminal that the embodiment of the invention provides, by receiving first signal and secondary signal, and according to the state of secondary signal control Memory Controller Hub, and the application memory controller selects corresponding memory block, thus make terminal works in the corresponding system of different memory blocks.Use the application and solved this technical matters of mainboard that must can be applied to the employed mainboard redevelopment one of new product dual system such as the isolation of two net in the prior art, avoided again developing special-purpose computer motherboard for the terminal of dual system, thereby reduced the cost of dual-system computer.
Have again, because first signal and secondary signal all come from mainboard, therefore, only need again develop the interior program of mainboard such as the program in the BIOS, just can make same mainboard both be applied to non-dual system isolation is non-two terminal of netting isolation, can be applicable to again adopt the i.e. two terminals of netting isolation of dual system isolation.Thereby greatly reduce cost.And, owing to not needing therefore the special mainboard of dual-system computer redevelopment has been shortened the cycle of designing and developing.In like product, have more competitive edge.
Description of drawings
In order to be illustrated more clearly in the embodiment of the invention or technical scheme of the prior art, the below will do to introduce simply to the accompanying drawing of required use in embodiment or the description of the Prior Art, apparently, accompanying drawing in the following describes only is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is the method flow diagram according to the switching internal memory of the embodiment of the invention;
Fig. 2 is the schematic diagram that switches an instantiation of internal memory according to the present invention;
Fig. 3 is the apparatus structure schematic diagram according to the switching internal memory of the embodiment of the invention;
Fig. 4 is the terminal structure schematic diagram according to the embodiment of the invention.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the invention, the technical scheme in the embodiment of the invention is clearly and completely described, obviously, described embodiment only is the present invention's part embodiment, rather than whole embodiment.Based on the embodiment among the present invention, those of ordinary skills belong to the scope of protection of the invention not making the every other embodiment that obtains under the creative work prerequisite.
Referring to Fig. 1, it is the method flow diagram according to the switching internal memory of the embodiment of the invention, be applied to the terminal of dual system, have the first memory block and the second memory block in the described terminal, wherein, the first system in described the first memory block and the described terminal is corresponding, second system in described the second memory block and the described terminal is corresponding, the data security of described the first system is higher than described second system, described terminal also includes Memory Controller Hub, described Memory Controller Hub and described the first memory block be connected the second memory block and be connected respectively, described method specifically comprises:
Concrete, can come executable operations by the Basic Input or Output System (BIOS) in the terminal (BIOS);
Concrete, this is determined and the operation of reception also can come executable operations by BIOS;
Need to prove, above-mentioned first signal and secondary signal are from mainboard.
Need to prove, above-mentioned Memory Controller Hub selects to need to use described the first memory block or described the second memory block by memory select signal and clock enable signal.
Need to prove, above-mentioned the first system makes described terminal works in Intranet, and described second system makes described terminal works in outer net.
Need to prove, above-mentioned Memory Controller Hub is positioned at the CPU of described terminal, includes register in the Memory Controller Hub, and above-mentioned BIOS need to select first internal memory or second internal memory of application by notice Memory Controller Hub terminating register.
Need to prove, above-mentioned the first memory block and the second memory block comprise respectively one or more memory bars.
Use the method that the embodiment of the invention provides, select corresponding memory block by Memory Controller Hub, thereby make terminal works in the corresponding system of different memory blocks, avoided again developing special-purpose computer motherboard for the terminal of dual system, thereby reduced the cost of dual-system computer.And, owing to not needing therefore the special mainboard of dual-system computer redevelopment has been shortened the cycle of designing and developing.In like product, have more competitive edge.
The below elaborates to the present invention take double network isolation computer as example again.In this example, during in the first system, it is in Intranet in terminal works, and during in second system, it works in outer net in terminal works.
Referring to Fig. 2, it is the schematic diagram that switches an instantiation of internal memory according to the present invention.In this example, CHADIMM is the first memory block, and CHB DIMM is the second memory block, and two memory bars are arranged in each memory block, i.e. total CHA DIMM0, CHA DIMM1, CHB DIMM0, four memory bars of CHB DIMM1 in the terminal.The first system in the first memory block and the described terminal is corresponding, and the interior second system of described the second memory block and described terminal is corresponding.And, having a Memory Controller Hub in this routine terminal CPU, BIOS realizes the selection of memory block according to this Memory Controller Hub of the signal controlling that receives.
In the present embodiment, BIOS receives first signal, for example PCI_DET# signal by a hardware chip such as SB or PCH, to show current terminal operating status, for example, when the PCI_DET# signal is low level, show that terminal works is in the dual system isolation, when the PCI_DET# signal is high level, show the non-dual system isolation of terminal works, in this example, suppose that current PC I_DET# signal is low level.
Above-mentioned PCI_DET# signal is that mainboard passes through universal input/output (GPIO) and sends.
When BIOS determines that first signal is in the first state, when determining that namely the PCI_DET# signal is low level, still receive secondary signal such as SEL_DIMM# signal by above-mentioned hardware chip, this SEL_DIMM# signal has equally high level and the low level two states is the third state and the 4th state;
If it is high level that BIOS detects SEL_DIMM#, then control register in the Memory Controller Hub select with the first system for the first memory block, thereby make terminal works in Intranet.Concrete, BIOS enables the corresponding memory select signal of the first memory block and clock enable signal by DDR_RST#Signals and CKE CTL Signals register signal in the control Memory Controller Hub.
If it is low level that BIOS detects SEL_DIMM#, then control register in the Memory Controller Hub select with second system for the second memory block, thereby make terminal works in outer net.Concrete, BIOS enables the corresponding memory select signal of the second memory block and clock enable signal by DDR_RST#Signals and CKE CTL Signals register signal in the control Memory Controller Hub.
Above-mentioned SEL_DIMM# signal also is that mainboard passes through universal input/output (GPIO) and sends.And, when the PCI_DET# signal is high level, show the terminal work at present in non-dual system isolation, therefore, the SEL_DIMM# signal is invalid.
Like this, select corresponding memory block by BIOS by the register in the Memory Controller Hub, thereby make terminal works in the corresponding system of different memory blocks, avoided again developing special-purpose computer motherboard for the terminal of two net isolation, thereby reduced the cost of double network isolation computer.And, owing to not needing therefore the special mainboard of double network isolation computer redevelopment has been shortened the cycle of designing and developing.And, because mainboard no longer needs special internal memory buffer circuit is set, further reduced cost.Use the application and can in like product, have stronger competitive edge.
That is to say, only need again develop in the above-described embodiments the program in the BIOS, can be so that the terminal that it is non-two net isolation that same mainboard both had been applied to non-dual system isolation can be applicable to again adopt the i.e. terminal of two net isolation of dual system isolation.Thereby greatly reduce cost.
The embodiment of the invention also provides a kind of device that switches internal memory, be applied to the terminal of dual system, have the first memory block and the second memory block in the described terminal, wherein, the first system in described the first memory block and the described terminal is corresponding, second system in described the second memory block and the described terminal is corresponding, the data security of described the first system is higher than described second system, described terminal also includes Memory Controller Hub, described Memory Controller Hub and described the first memory block be connected the second memory block and be connected respectively, referring to Fig. 3, described device specifically comprises:
The first receiving element 301, be used for receiving first signal, wherein, described first signal has the first state and the second state, described the first state is used to indicate described terminal works in the dual system isolation, and described the second state is used to indicate described terminal works in non-dual system isolation;
The second receiving element 302 is used for receiving secondary signal when definite described first signal is in the first state, wherein, described secondary signal has the third state and the 4th state, and the described third state is used to indicate selects the first memory block, described the 4th state to be used to indicate selection the second memory block;
Internal memory selected cell 303 is used for controlling described Memory Controller Hub according to the state of described secondary signal, by described the first memory block of described Memory Controller Hub choice for use or described the second memory block.
Above-mentioned first signal and secondary signal are from mainboard.
Above-mentioned Memory Controller Hub is positioned at the CPU of described terminal.
Above-mentioned the first memory block and the second memory block comprise respectively one or more memory bars.
Use the device that the embodiment of the invention provides, select corresponding memory block by Memory Controller Hub, thereby make terminal works in the corresponding system of different memory blocks, avoided again developing special-purpose computer motherboard for the terminal of dual system, thereby reduced the cost of dual-system computer.And, owing to not needing therefore the special mainboard of dual-system computer redevelopment has been shortened the cycle of designing and developing.In like product, have more competitive edge.
The embodiment of the invention also provides a kind of terminal with dual system, referring to Fig. 4, specifically comprises:
The first system 401;
The first memory block 403 is corresponding with described the first system;
The second memory block 404 is corresponding with described second system;
Wherein, first signal when described terminal reception, and include when being used to indicate described terminal works in the first state of dual system isolation at described first signal, described terminal also is used for receiving secondary signal, described secondary signal has the third state and the 4th state, the described third state is used to indicate selects the first memory block, described the 4th state to be used to indicate selection the second memory block; Based on the state of described secondary signal, described Memory Controller Hub is used for going described the first memory block of choice for use or described the second memory block.
Above-mentioned Memory Controller Hub is positioned at the CPU of described terminal;
Above-mentioned the first memory block and the second memory block comprise respectively one or more memory bars.
Use the terminal that the embodiment of the invention provides, select corresponding memory block by Memory Controller Hub, thereby make terminal works in the corresponding system of different memory blocks, avoided again developing special-purpose computer motherboard for the terminal of dual system, thereby reduced the cost of dual-system computer.And, owing to not needing therefore the special mainboard of dual-system computer redevelopment has been shortened the cycle of designing and developing.In like product, have more competitive edge.
For device and terminal embodiment because its basic simlarity is in embodiment of the method, so describe fairly simple, relevant part gets final product referring to the part explanation of embodiment of the method.
Need to prove, in this article, relational terms such as the first and second grades only is used for an entity or operation are separated with another entity or operational zone, and not necessarily requires or hint and have the relation of any this reality or sequentially between these entities or the operation.And, term " comprises ", " comprising " or its any other variant are intended to contain comprising of nonexcludability, thereby not only comprise those key elements so that comprise process, method, article or the equipment of a series of key elements, but also comprise other key elements of clearly not listing, or also be included as the intrinsic key element of this process, method, article or equipment.In the situation that not more restrictions, the key element that is limited by statement " comprising ... ", and be not precluded within process, method, article or the equipment that comprises described key element and also have other identical element.
One of ordinary skill in the art will appreciate that all or part of step that realizes in the said method embodiment is to come the relevant hardware of instruction to finish by program, described program can be stored in the computer read/write memory medium, here alleged storage medium, as: ROM/RAM, magnetic disc, CD etc.
The above is preferred embodiment of the present invention only, is not for limiting protection scope of the present invention.All any modifications of doing within the spirit and principles in the present invention, be equal to replacement, improvement etc., all be included in protection scope of the present invention.
Claims (10)
1. method of switching internal memory, be applied to the terminal of dual system, have the first memory block and the second memory block in the described terminal, wherein, the first system in described the first memory block and the described terminal is corresponding, second system in described the second memory block and the described terminal is corresponding, the data security of described the first system is higher than described second system, described terminal also includes Memory Controller Hub, described Memory Controller Hub and described the first memory block be connected the second memory block and be connected respectively, it is characterized in that, described method comprises:
Receive first signal, wherein, described first signal has the first state and the second state, and described the first state is used to indicate described terminal works in the dual system isolation, and described the second state is used to indicate described terminal works in non-dual system isolation;
When definite described first signal is in the first state, receive secondary signal, wherein, described secondary signal has the third state and the 4th state, and the described third state is used to indicate selects the first memory block, described the 4th state to be used to indicate selection the second memory block;
Control described Memory Controller Hub according to the state of described secondary signal, by described the first memory block of described Memory Controller Hub choice for use or described the second memory block.
2. method according to claim 1 is characterized in that, described first signal and secondary signal are from mainboard.
3. method according to claim 1 is characterized in that, described Memory Controller Hub selects to use described the first memory block or described the second memory block by memory select signal and clock enable signal.
4. method according to claim 1 is characterized in that, described the first system makes described terminal works in Intranet, and described second system makes described terminal works in outer net.
5. device that switches internal memory, be applied to the terminal of dual system, have the first memory block and the second memory block in the described terminal, wherein, the first system in described the first memory block and the described terminal is corresponding, second system in described the second memory block and the described terminal is corresponding, the data security of described the first system is higher than described second system, described terminal also includes Memory Controller Hub, described Memory Controller Hub and described the first memory block be connected the second memory block and be connected respectively, it is characterized in that, described device comprises:
The first receiving element, be used for receiving first signal, wherein, described first signal has the first state and the second state, described the first state is used to indicate described terminal works in the dual system isolation, and described the second state is used to indicate described terminal works in non-dual system isolation;
The second receiving element is used for receiving secondary signal when definite described first signal is in the first state, wherein, described secondary signal has the third state and the 4th state, and the described third state is used to indicate selects the first memory block, described the 4th state to be used to indicate selection the second memory block;
The internal memory selected cell is used for controlling described Memory Controller Hub according to the state of described secondary signal, by described the first memory block of described Memory Controller Hub choice for use or described the second memory block.
6. device according to claim 5 is characterized in that, described first signal and secondary signal are from mainboard.
7. device according to claim 5 is characterized in that, described Memory Controller Hub is positioned at the CPU of described terminal.
8. device according to claim 5 is characterized in that, described the first memory block and the second memory block comprise respectively one or more memory bars.
9. the terminal with dual system is characterized in that, comprising:
The first system;
Second system, wherein, the data security of described the first system is higher than described second system;
The first memory block is corresponding with described the first system;
The second memory block is corresponding with described second system;
Memory Controller Hub, with described the first memory block be connected the second memory block and be connected respectively;
Wherein, first signal when described terminal reception, and include when being used to indicate described terminal works in the first state of dual system isolation at described first signal, described terminal also is used for receiving secondary signal, described secondary signal has the third state and the 4th state, the described third state is used to indicate selects the first memory block, described the 4th state to be used to indicate selection the second memory block; Based on the state of described secondary signal, described Memory Controller Hub is used for going described the first memory block of choice for use or described the second memory block.
10. terminal according to claim 9 is characterized in that,
Described Memory Controller Hub is positioned at the CPU of described terminal;
Described the first memory block and the second memory block comprise respectively one or more memory bars.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110189238.XA CN102867158B (en) | 2011-07-07 | 2011-07-07 | A kind of switch internal memory method, device and there is the terminal of dual system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110189238.XA CN102867158B (en) | 2011-07-07 | 2011-07-07 | A kind of switch internal memory method, device and there is the terminal of dual system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102867158A true CN102867158A (en) | 2013-01-09 |
| CN102867158B CN102867158B (en) | 2016-03-30 |
Family
ID=47446023
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110189238.XA Active CN102867158B (en) | 2011-07-07 | 2011-07-07 | A kind of switch internal memory method, device and there is the terminal of dual system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102867158B (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103455767A (en) * | 2013-09-10 | 2013-12-18 | 李传双 | System and method for multi-network safety isolation |
| CN103546478A (en) * | 2013-10-30 | 2014-01-29 | 国家信息中心 | Internal and external network secure access method and system |
| CN104516748A (en) * | 2013-09-27 | 2015-04-15 | 联想(北京)有限公司 | Information processing method, electronic device and switchable memory |
| CN105991561A (en) * | 2015-02-05 | 2016-10-05 | 联想（上海）信息技术有限公司 | Implementation method and apparatus of dual-network isolation, and electronic equipment |
| CN105989308A (en) * | 2015-02-05 | 2016-10-05 | 联想（上海）信息技术有限公司 | Method, device and electronic equipment for realizing double network isolation |
| CN110737478A (en) * | 2018-07-18 | 2020-01-31 | 鼎桥通信技术有限公司 | system start control method and system |
| CN110737477A (en) * | 2018-07-18 | 2020-01-31 | 鼎桥通信技术有限公司 | system starting method and device |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1383069A (en) * | 2001-04-27 | 2002-12-04 | 邵通 | Device and method for safety operation of state converter for computer equipment |
| CN1383068A (en) * | 2001-04-27 | 2002-12-04 | 邵通 | Device and method for changing state of computing equipment |
| CN1609825A (en) * | 2003-10-23 | 2005-04-27 | 南京易思克网络安全技术有限责任公司 | Apparatus and method for realizing computing equipment status safety transition |
| JP2010102565A (en) * | 2008-10-24 | 2010-05-06 | Mitsubishi Electric Corp | Duplex controller |
-
2011
- 2011-07-07 CN CN201110189238.XA patent/CN102867158B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1383069A (en) * | 2001-04-27 | 2002-12-04 | 邵通 | Device and method for safety operation of state converter for computer equipment |
| CN1383068A (en) * | 2001-04-27 | 2002-12-04 | 邵通 | Device and method for changing state of computing equipment |
| CN1609825A (en) * | 2003-10-23 | 2005-04-27 | 南京易思克网络安全技术有限责任公司 | Apparatus and method for realizing computing equipment status safety transition |
| JP2010102565A (en) * | 2008-10-24 | 2010-05-06 | Mitsubishi Electric Corp | Duplex controller |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103455767A (en) * | 2013-09-10 | 2013-12-18 | 李传双 | System and method for multi-network safety isolation |
| CN104516748A (en) * | 2013-09-27 | 2015-04-15 | 联想(北京)有限公司 | Information processing method, electronic device and switchable memory |
| CN104516748B (en) * | 2013-09-27 | 2018-10-12 | 联想(北京)有限公司 | A kind of information processing method, electronic equipment and changeable memory |
| CN103546478A (en) * | 2013-10-30 | 2014-01-29 | 国家信息中心 | Internal and external network secure access method and system |
| CN105991561A (en) * | 2015-02-05 | 2016-10-05 | 联想（上海）信息技术有限公司 | Implementation method and apparatus of dual-network isolation, and electronic equipment |
| CN105989308A (en) * | 2015-02-05 | 2016-10-05 | 联想（上海）信息技术有限公司 | Method, device and electronic equipment for realizing double network isolation |
| CN105989308B (en) * | 2015-02-05 | 2019-03-08 | 联想（上海）信息技术有限公司 | Implementation method, device and the electronic equipment of double net isolation |
| CN110737478A (en) * | 2018-07-18 | 2020-01-31 | 鼎桥通信技术有限公司 | system start control method and system |
| CN110737477A (en) * | 2018-07-18 | 2020-01-31 | 鼎桥通信技术有限公司 | system starting method and device |
| CN110737477B (en) * | 2018-07-18 | 2023-01-31 | 鼎桥通信技术有限公司 | System starting method and device |
| CN110737478B (en) * | 2018-07-18 | 2023-05-26 | 鼎桥通信技术有限公司 | System starting control method and system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102867158B (en) | 2016-03-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102867158B (en) | A kind of switch internal memory method, device and there is the terminal of dual system | |
| US8898358B2 (en) | Multi-protocol communication on an I2C bus | |
| CN109189203B (en) | Server power saving system and power saving method thereof | |
| CN105786421B (en) | Server display method and device | |
| US20090006745A1 (en) | Accessing snapshot data image of a data mirroring volume | |
| CN102750206A (en) | Multiple-basic input/ output system (BIOS) circuit and multiple-BIOS switching method | |
| CN105468548A (en) | Serial peripheral interface | |
| CN102636987B (en) | Dual control device | |
| US20150205740A1 (en) | Flexible port configuration based on interface coupling | |
| CN103631688A (en) | Method and system for testing interface signal | |
| CN111709032A (en) | Method, system, equipment and medium for realizing PFR function on multiple partitions | |
| CN103268302B (en) | A kind of Interface Expanding circuit, Interface Expanding method of attachment and embedded system | |
| JP2022172443A (en) | Method and device relating to memory chip row hammer threat back pressure signal and host-side response | |
| CN103164316A (en) | Hardware monitor | |
| CN102393838B (en) | Data processing method and device, PCI-E (peripheral component interface-express) bus system, and server | |
| CN102768561A (en) | Design method for twinbridge piece mainboard redundancy | |
| WO2011153099A2 (en) | Embedded programmable module for host controller configurability | |
| CN103902301A (en) | Method and device and processor reading BIOS | |
| CN101582037A (en) | Method for sharing a basic input-output system as well as cutter point server and computer thereof | |
| US7219167B2 (en) | Accessing configuration registers by automatically changing an index | |
| CN102880574A (en) | Method for simulating low speed parallel interface by using GPIO (general purpose input output) | |
| US20090119420A1 (en) | Apparatus and method for scaleable expanders in systems management | |
| US6438686B1 (en) | Method and apparatus for eliminating contention with dual bus masters | |
| CN113050976B (en) | FPGA parallel upgrading method and device based on PCIe bus, medium and electronic equipment | |
| CN110765038B (en) | Communication method and device of processor and LPC device and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |