CN102723342B - Bi CMOS (Complementary Metal-Oxide-Semiconductor) integrated device with mixed crystal plane and vertical channel strain and preparation method thereof - Google Patents

Bi CMOS (Complementary Metal-Oxide-Semiconductor) integrated device with mixed crystal plane and vertical channel strain and preparation method thereof Download PDF

Info

Publication number
CN102723342B
CN102723342B CN201210244596.0A CN201210244596A CN102723342B CN 102723342 B CN102723342 B CN 102723342B CN 201210244596 A CN201210244596 A CN 201210244596A CN 102723342 B CN102723342 B CN 102723342B
Authority
CN
China
Prior art keywords
layer
chemical vapor
type
doping content
cvd
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201210244596.0A
Other languages
Chinese (zh)
Other versions
CN102723342A (en
Inventor
张鹤鸣
李妤晨
胡辉勇
吕懿
宣荣喜
舒斌
宋建军
郝跃
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xidian University
Original Assignee
Xidian University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xidian University filed Critical Xidian University
Priority to CN201210244596.0A priority Critical patent/CN102723342B/en
Publication of CN102723342A publication Critical patent/CN102723342A/en
Application granted granted Critical
Publication of CN102723342B publication Critical patent/CN102723342B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

The invention discloses a Bi CMOS (Complementary Metal-Oxide-Semiconductor) integrated device with a mixed crystal plane and vertical channel strain and a preparation method of the device. The preparation process is as follows: preparing an SOI (Silicon-On-Insulator) substrate, taking upper-layer base material as a crystal plane (100) and taking lower-layer base material as a crystal plane (110); growing N type Si epitaxy, and manufacturing an SOI-SI bipolar transistor in a bipolar device region; etching an active region of a PMOS (P-Channel Metal Oxide Semiconductor) device to form a deep trench, selectively growing an active layer of a Si PMOS device with the crystal plane (110) being of a multi-layer structure, and preparing a compressive strain PMOS device with the vertical channel on the active layer; and etching an active region of an NMOS (N-Channel Metal Oxide Semiconductor) device to form a deep trench, selectively growing an active layer of a Si NMOS device with the crystal plane (100) being of a multi-layer structure and preparing a tensile strain NMOS device with a plane channel, and thus forming the Bi CMOS integrated device with the mixed crystal plane and the vertical channel, wherein a conducting channel of the Bi CMOS integrated device is 22-45nm in depth. According to the Bi CMOS integrated device with the mixed crystal plane and the vertical channel and the preparation method, the characteristics that the mobility ratio of strain Si material is higher and the stress and the mobility ratio of the Si material are anisotropic are utilized, and based on the SOI substrate, the Bi CMOS integrated device with the mixed crystal plane and the vertical channel and a circuit, which are excellent in performance, are prepared.

Description

A kind of mixing crystal face vertical-channel strain BiCMOS integrated device and preparation method
Technical field
The invention belongs to semiconductor integrated circuit technical field, particularly relate to a kind of mixing crystal face vertical-channel strain BiCMOS integrated device and preparation method.
Background technology
The integrated circuit occurred for 1958 is one of invention of 20th century most impact; The microelectronics be born based on this invention has become the basis of existing modern technologies, accelerates more educated, the IT application process that change human society, have also been changed the mode of thinking of the mankind simultaneously; It not only provides the instrument of strong nature remodeling for the mankind, but also has opened up a wide development space.
Semiconductor integrated circuit has become the basis of electronics industry, and people, to the great demand of electronics industry, impel the development in this field very rapid; In the past few decades, the fast development of electronics industry creates tremendous influence to social development and national economy; At present, electronics industry has become worldwide largest industry, and in occupation of very large share in world market, the output value has exceeded 10,000 hundred million dollars.
Silicon materials experienced by more than 50 year as semi-conducting material application, traditional Si CMOS and BiCMOS technology with advantages such as its low-power consumption, low noise, high input impedance, high integration, good reliabilitys in integrated circuit fields in occupation of leading position, and constantly to advance according to Moore's Law; At present, in the semi-conductor market in the whole world 90%, be all Si base integrated circuit.
But along with device feature size reduce, the enhancing of integrated level and complexity, there is a series of new problem relating to the aspects such as material, device physics, device architecture and technology, particularly when IC chip feature sizes enters nanoscale, from device angles, short channel effect in nanoscale devices, high-field effect, quantum effect, the impact of parasitic parameter, the problems such as technological parameter fluctuation are to device leakage current, subthreshold behavior, the impact of the performances such as ON state/off-state current is more and more outstanding, the contradiction of circuit speed and power consumption also will be more serious, on the other hand, along with the develop rapidly of wireless mobile communications, to the performance of device and circuit, as frequency characteristic, noise characteristic, package area, power consumption and cost etc. are had higher requirement, device prepared by the silica-based technique of tradition and integrated circuit are especially simulated and composite signal integrated circuits, more and more cannot meet novel, the demand of high-velocity electrons system.
In order to improve the performance of device and integrated circuit, researcher by novel semi-conducting material as GaAs, InP etc., to obtain the high speed device and integrated circuit that are suitable for wireless mobile communications development.Although GaAs and InP-base compound devices frequency characteristic superior, its preparation technology is higher than Si complex process, cost, and major diameter single crystal preparation difficulty, mechanical strength is low, and heat dispersion is bad, difficult compatible and lack and resemble SiO with Si technique 2the factors such as such passivation layer limit its extensive use and development.
SOI(Silicon-On-Insulator, the silicon in dielectric substrate) technology be at the bottom of top layer silicon and backing between introduce one deck and bury oxide layer.By forming semiconductive thin film on insulator, SOI material is provided with the incomparable advantage of body silicon; Achieve the medium isolation of components and parts in integrated circuit, completely eliminate the parasitic latch-up in Bulk CMOS circuit; The integrated circuit adopting this material to make also has that parasitic capacitance is little, integration density is high, speed is fast, technique is simple, short-channel effect is little and be specially adapted to the advantages such as low voltage and low power circuits, therefore can say that SOI will likely become the low pressure of deep-submicron, the mainstream technology of low power consumption integrated circuit; In addition, SOI material is also used to manufacture mems optical switch, as utilized bulk silicon micromachining technology.
Because Si material carrier material mobility is lower, so adopt the performance of integrated circuits that Si BiCMOS technology manufactures, especially frequency performance, is greatly limited; And for SiGe BiCMOS technology, although bipolar transistor have employed SiGe HBT, the unipolar device promoted for restriction BiCMOS integrated circuit frequency characteristic still adopts Si CMOS, promote further so these all limit BiCMOS performance of integrated circuits ground.
For this reason, will when not reducing a kind of mobility of charge carrier of types of devices, improve the mobility of the charge carrier of another kind of types of devices, this patent proposes one and utilizes strain gauge technique to prepare BiCMOS, namely mixes the preparation of crystal face vertical-channel strain BiCMOS integrated device.
Summary of the invention
The object of the present invention is to provide a kind of mixing crystal face vertical-channel strain BiCMOS integrated device and preparation method, to realize based on SOI substrate, prepare mixing crystal face vertical-channel strain BiCMOS integrated device and the circuit of excellent performance.
The object of the present invention is to provide a kind of mixing crystal face vertical-channel strain BiCMOS integrated device, nmos device is strain Si planar channeling, and PMOS device is strain Si vertical-channel, and bipolar transistor adopts the common Si bipolar transistor of SOI.
Further, the conducting channel of nmos device is strain Si material, and the conducting channel of nmos device is tensile strain Si material, and the conducting channel of nmos device is planar channeling.
Further, the conducting channel of PMOS device is strain Si material, and the conducting channel of PMOS device is compressive strain Si material, and the conducting channel of PMOS device is vertical-channel.
Further, nmos device be prepared in crystal face for (100) substrate on, PMOS device be prepared in crystal face for (110) substrate on.
Further, device preparation on soi substrates.
Another object of the present invention is to provide a kind of preparation method mixing crystal face vertical-channel strain BiCMOS integrated device, comprise the steps:
The first step, choose two panels N-type doping Si sheet, wherein a slice crystal face is (110), and a slice crystal face is (100), and two panels doping content is 1 ~ 5 × 10 15cm -3, be oxidized two panels Si sheet surface, oxidated layer thickness is 0.5 ~ 1 μm; Be the basis material of a slice as upper strata of (100) using crystal face, and in this basis material hydrogen injecting, be the basis material of a slice as lower floor of (110) using crystal face; Chemico-mechanical polishing (CMP) technique is adopted to carry out polishing to two oxide layer surfaces;
Second step, two panels Si sheet oxide layer is placed in ultra-high vacuum environment relatively at the temperature of 350 ~ 480 DEG C and realizes bonding; Si sheet temperature after bonding is raised 100 ~ 200 DEG C, make the hydrogen place fracture that upper strata basis material is injecting, the part unnecessary to upper strata basis material is peeled off, and retains the Si material of 100 ~ 200nm, and carry out chemico-mechanical polishing (CMP) at its break surface, form SOI substrate;
3rd step, utilizing the method for chemical vapor deposition (CVD), at 600 ~ 800 DEG C, is the SiO of 300 ~ 500nm at substrate surface deposit one thickness 2layer, photoetching buried region, carries out the injection of N-type impurity to buried region, and at 800 ~ 950 DEG C, annealing 30 ~ 90min activator impurity, forms N-type heavy doping buried region;
4th step, be 1 × 10 in substrate surface epitaxial growth one deck doping content 16~ 1 × 10 17cm -3si layer, thickness is 2 ~ 3 μm;
5th step, be the SiO of 300 ~ 500nm in substrate surface thermal oxidation a layer thickness 2layer, photoetching area of isolation, utilizes dry etch process, goes out at deep trench isolation region etch the deep trouth that the degree of depth is 5 ~ 8 μm; Utilize the method for chemical vapor deposition (CVD), at 600 ~ 800 DEG C, in deep trouth, fill SiO 2, by chemico-mechanical polishing (CMP) method, remove the oxide layer of excess surface, form deep trench isolation;
6th step, contact zone, photoetching collector region, carry out the injection of N-type impurity to collector region, and at 800 ~ 950 DEG C, annealing 30 ~ 90min activator impurity, forming doping content is 1 × 10 19~ 1 × 10 20cm -3heavy doping collector electrode;
7th step, at substrate surface thermal oxidation one SiO 2layer, photoetching base, carries out the injection of p type impurity to base, and at 800 ~ 950 DEG C, annealing 30 ~ 90min activator impurity, forming doping content is 1 × 10 18~ 5 × 10 18cm -3base;
8th step, at substrate surface thermal oxidation one SiO 2layer, photoetching emitter region, carries out the injection of N-type impurity to substrate, and at 800 ~ 950 DEG C, annealing 30 ~ 90min activator impurity, forming doping content is 5 × 10 19~ 5 × 10 20cm -3highly doped emitter, utilize the method for chemical vapor deposition (CVD) at substrate surface, at 600 ~ 800 DEG C, deposit one SiO 2layer;
9th step, photoetching PMOS device active area, in PMOS device active area, utilize dry etching, etches the deep trouth that the degree of depth is 3.4 ~ 5.3 μm, the oxide layer of centre carved thoroughly; Utilize chemical vapor deposition (CVD) method, at 600 ~ 750 DEG C, selective epitaxial growth seven layer material on the PMOS device active area of (110) crystal face substrate: ground floor is N-type Si resilient coating, and thickness is 1.5 ~ 2.5 μm, deep trouth fills up by this layer, and doping content is 1 ~ 5 × 10 15cm -3; The second layer to be thickness the be N-type SiGe graded bedding of 1.5 ~ 2 μm, bottom Ge component is 0%, and top Ge component is 15 ~ 25%, and doping content is 1 ~ 5 × 10 15cm -3; Third layer is Ge component is 15 ~ 25%, and thickness is the P type SiGe layer of 200 ~ 400nm, and doping content is 5 ~ 10 × 10 20cm -3, as the drain region of PMOS device; 4th layer is thickness is 3 ~ 5nmP type strained si layer/, and doping content is 1 ~ 5 × 10 18cm -3, as P type lightly-doped source drain structure (P-LDD) layer; Layer 5 to be thickness the be N-type strain Si of 22 ~ 45nm is as channel region, and doping content is 5 × 10 16~ 5 × 10 17cm -3; The P type strained si layer/of layer 6 to be thickness be 3 ~ 5nm, doping content is 1 ~ 5 × 10 18cm -3, as the 2nd P type lightly-doped source drain structure (P-LDD) layer; Layer 7 is Ge component is 15 ~ 25%, and thickness is the P type SiGe of 200 ~ 400nm, and doping content is 5 ~ 10 × 10 19cm -3, as the source region of PMOS device;
Tenth step, photoetching nmos device active area, in nmos device active area, utilize dry etching, etch the deep trouth that the degree of depth is 2 ~ 3 μm, utilize chemical vapor deposition (CVD) method, at 600 ~ 750 DEG C, selective epitaxial growth four layer material on the nmos device active area of (100) crystal face substrate: the P type Si resilient coating of ground floor to be thickness be 200 ~ 400nm, doping content is 1 ~ 5 × 10 15cm -3; The second layer to be thickness the be P type SiGe graded bedding of 1.6 ~ 2.2 μm, bottom Ge component is 0%, and top Ge component is 15 ~ 25%, and doping content is 1 ~ 5 × 10 15cm -3; Third layer is Ge component is 15 ~ 25%, and thickness is the P type SiGe layer of 200 ~ 400nm, and doping content is 1 ~ 5 × 10 16cm -3; The N-type strained si layer/of the 4th layer of to be thickness be 15 ~ 20nm, doping content is 5 × 10 16~ 5 × 10 17cm -3as the raceway groove of nmos device;
11 step, utilize dry etch process, etch in PMOS device source and drain isolated area the shallow slot that the degree of depth is 0.3 ~ 0.5 μm; Recycling chemical vapor deposition (CVD) method, at 600 ~ 800 DEG C, fills SiO in shallow slot 2; Finally, by chemico-mechanical polishing (CMP) method, remove unnecessary oxide layer, form shallow-trench isolation;
12 step, utilize chemical vapor deposition (CVD) method at substrate surface, at 600 ~ 800 DEG C, deposit one deck SiO 2resilient coating and layer of sin, etch leakage trench openings, utilize dry etch process, and etching the degree of depth at PMOS device drain region is 0.3 ~ 0.7 μm of leakage groove; Utilize chemical vapor deposition (CVD) method, at 600 ~ 800 DEG C, at substrate surface deposit one deck SiO 2, form PMOS device and leak trenched side-wall isolation; Dry etching is utilized to remove the SiO of plane 2layer, only retains PMOS device and leaks trenched side-wall SiO 2layer; Utilizing chemical vapor deposition (CVD) method, at 600 ~ 800 DEG C, is 1 ~ 5 × 10 in substrate surface deposit doping content 20cm -3p type Poly-Si, PMOS device is leaked groove and fills up, then get rid of PMOS device and leak Poly-SiGe beyond flute surfaces, formed and leak bonding pad;
13 step, utilize dry etch process, etching the degree of depth in PMOS device gate region is 0.5 ~ 0.9 μm of gate groove; Utilizing atomic layer chemical vapor deposit (ALCVD) method, at 300 ~ 400 DEG C, is the HfO of the high-k of 6 ~ 10nm at substrate surface deposition thickness 2layer, as PMOS device gate dielectric layer; Utilizing chemical vapor deposition (CVD) method, at 600 ~ 800 DEG C, is 1 ~ 5 × 10 in substrate surface deposit doping content 20cm -3p type Poly-SiGe, Ge component is 10 ~ 30%, is filled up by PMOS device gate groove, then gets rid of Poly-SiGe and SiO beyond PMOS device gate groove surface 2layer, as grid region, forms PMOS device;
14 step, etch nmos device active area, utilizing atomic layer chemical vapor deposit (ALCVD) method, at 300 ~ 400 DEG C, is the HfO of the high-k of 6 ~ 10nm at substrate surface deposition thickness 2layer, as nmos device gate dielectric layer; Deposit one deck intrinsic Poly-SiGe again, thickness is 100 ~ 300nm, Ge component is 10 ~ 30%, etching N MOS device grid; Photoetching nmos device active area, carries out N-type ion implantation to nmos device, and forming doping content is 1 ~ 5 × 10 18cm -3n-type lightly-doped source drain structure (N-LDD); Be the SiO of 3 ~ 5nm at whole substrate deposit one thickness 2layer, dry etching falls this layer of SiO 2, as nmos device grid curb wall, form nmos device grid;
15 step, carry out the injection of N-type phosphonium ion in nmos device active area, autoregistration generates source region and the drain region of nmos device, makes source region and drain region doping content reach 1 ~ 5 × 10 20cm -3;
16 step, make nmos device, the source of PMOS device, leakage and grid by lithography, and the lead-in wire window of the emitter of bipolar device, base stage and collector electrode, sputter layer of metal titanium (Ti) over the entire substrate, alloy, autoregistration forms metal silicide, the metal that clean surface is unnecessary, forms Metal Contact; Photoetching goes between, and forming conducting channel is that having of 22 ~ 45nm mixes crystal face vertical-channel strain BiCMOS integrated device.
Further, PMOS device channel length determines according to the N-type strained si layer/layer thickness of the 9th step deposit, and get 22 ~ 45nm, nmos device channel length is controlled by photoetching process.
Further, maximum temperature involved in this preparation method determines to chemical vapor deposition (CVD) technological temperature in the 13 step according to the 9th step, and maximum temperature is less than or equal to 800 DEG C.
Another object of the present invention is to provide a kind of preparation method mixing crystal face vertical-channel BiCMOS integrated circuit, this preparation method comprises the steps:
Step 1, implementation method prepared by SOI substrate material is:
(1a) choosing N-type doping content is 1 × 10 15cm -3si sheet, crystal face is (100), is oxidized its surface, and oxidated layer thickness is 0.5 μm, as the basis material on upper strata, and in this basis material hydrogen injecting;
(1b) choosing N-type doping content is 1 × 10 15cm -3si sheet, crystal face is (110), is oxidized its surface, and oxidated layer thickness is 0.5 μm, as the basis material of lower floor;
(1c) adopt chemico-mechanical polishing (CMP) technique, respectively polishing is carried out to the upper strata substrate material surface after lower floor and hydrogen injecting;
(1d) be close to relative with upper strata substrate material surface oxide layer for the lower floor after polishing, be placed in ultra-high vacuum environment and realize bonding at 350 DEG C of temperature;
(1e) substrate temperature after bonding is raised 200 DEG C, make the hydrogen place fracture that upper strata basis material is injecting, the part unnecessary to upper strata basis material is peeled off, and retains the Si material of 100nm, and carry out chemico-mechanical polishing (CMP) at this break surface, form soi structure;
(1f) utilizing the method for chemical vapor deposition (CVD), at 600 DEG C, is the SiO of 300nm in substrate surface deposit a layer thickness 2layer;
(1g) photoetching buried region, carries out the injection of N-type impurity to buried region, and at 800 DEG C, annealing 90min activator impurity, forms N-type heavy doping buried region;
Step 2, implementation method prepared by isolated area is:
(2a) be the SiO of 300nm in substrate surface thermal oxidation a layer thickness 2layer;
(2b) be 1 × 10 in substrate surface epitaxial growth one deck doping content 16cm -3si layer, thickness is 2 μm;
(2c) be the SiO of 300nm in substrate surface thermal oxidation a layer thickness 2layer;
(2d) photoetching area of isolation, utilizes dry etch process, goes out at deep trench isolation region etch the deep trouth that the degree of depth is 5 μm;
(2e) utilize chemical vapor deposition (CVD) method, at 600 DEG C, in deep trouth, fill SiO 2;
(2f) by chemico-mechanical polishing (CMP) method, remove the oxide layer of excess surface, form deep trench isolation;
Step 3, implementation method prepared by bipolar device is:
(3a) contact zone, photoetching collector region, carries out the injection of N-type impurity to collector region, and at 800 DEG C, annealing 90min activator impurity, forming doping content is 1 × 10 19cm -3heavy doping collector electrode;
(3b) at substrate surface thermal oxidation one SiO 2layer, photoetching base, carries out the injection of p type impurity to base, and at 800 DEG C, annealing 90min activator impurity, forming doping content is 1 × 10 18cm -3base;
(3c) at substrate surface thermal oxidation one SiO 2layer, photoetching emitter region, carries out the injection of N-type impurity to substrate, and at 800 DEG C, annealing 90min activator impurity, becomes doping content to be 5 × 10 19cm -3highly doped emitter, form bipolar transistor;
(3d) method of chemical vapor deposition (CVD) is utilized at substrate surface, at 600 DEG C, deposit one SiO 2layer;
Step 4, implementation method prepared by PMOS device active area is:
(4a) photoetching PMOS device active area, in PMOS device active area, utilizes dry etching, etches the deep trouth that the degree of depth is 3.4 μm, oxide layer is carved thoroughly;
(4b) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, in deep trouth, grow the N-type Si resilient coating that a layer thickness is 1.5 μm along (110) crystal face, doping content is 1 × 10 15cm -3;
(4c) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, Si resilient coating grows the SiGe that a layer thickness is the N-type Ge component trapezoidal profile of 1.5 μm, and bottom Ge component is 0%, and top is 15%, and doping content is 1 × 10 15cm -3;
(4d) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, the SiGe layer of Ge component trapezoidal profile grows the P type SiGe layer that a layer thickness is 200nm, and Ge component is 15%, and doping content is 5 × 10 19cm -3, as the drain region of PMOS device;
(4e) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, be the P type strained si layer/of 3nm at Grown thickness, doping content is 1 × 10 18cm -3, as P type lightly-doped source drain structure (P-LDD) layer;
(4f) utilize chemical vapor deposition (CVD) method, at 600 DEG C, drain region grows the N-type strained si layer/that a layer thickness is 22nm, and doping content is 5 × 10 16cm -3, as the raceway groove of PMOS device;
(4g) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, be the P type strained si layer/of 3nm at Grown thickness, doping content is 1 × 10 18cm -3, as the 2nd P type lightly-doped source drain structure (P-LDD) layer;
(4h) utilize chemical vapor deposition (CVD) method, at 600 DEG C, strained si layer/grows the P type SiGe layer that a layer thickness is 200nm, and Ge component is 15%, and doping content is 5 × 10 19cm -3, as the source region of PMOS device;
Step 5, implementation method prepared by nmos device active area is:
(5a) photoetching nmos device active area is in nmos device active area, utilizes dry etching, etches the deep trouth that the degree of depth is 2 μm;
(5b) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, grow at nmos device active area (100) crystal face the P type Si resilient coating that a layer thickness is 200nm, doping content is 1 × 10 15cm -3;
(5c) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, Si resilient coating grows the SiGe that a layer thickness is the P type Ge component trapezoidal profile of 1.6 μm, and bottom Ge component is 0%, and top is 15%, and doping content is 1 × 10 15cm -3;
(5d) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, the SiGe layer of Ge component trapezoidal profile grows the P type SiGe layer that a layer thickness is 200nm, and Ge component is 15%, and doping content is 1 × 10 16cm -3;
(5e) utilize chemical vapor deposition (CVD) method, at 600 DEG C, regrowth a layer thickness is the P type strained si layer/of 15nm, and doping content is 5 × 10 16cm -3, as the raceway groove of nmos device;
Step 6, implementation method prepared by shallow-trench isolation is:
(6a) utilize dry etch process, etch in isolated area the shallow slot that the degree of depth is 0.3 μm;
(6b) utilize chemical vapor deposition (CVD) method, at 600 DEG C, in shallow slot, fill SiO 2;
(6c) by chemico-mechanical polishing (CMP) method, remove unnecessary oxide layer, form shallow-trench isolation;
Step 7, PMOS device is leaked the implementation method prepared bonding pad and is:
(7a) chemical vapor deposition (CVD) method is utilized, at 600 DEG C, at substrate surface consecutive deposition one deck SiO 2and layer of sin;
(7b) etch PMOS device and leak trench openings, utilize dry etch process, etching the degree of depth at PMOS device drain region is 0.3 μm of leakage groove;
(7c) chemical vapor deposition (CVD) method is utilized, at 600 DEG C, at substrate surface deposit one deck SiO 2, utilize dry etching to remove the SiO of plane 2layer, only retains PMOS device and leaks trenched side-wall SiO 2layer, forms PMOS device and leaks trenched side-wall isolation;
(7d) utilizing chemical vapor deposition (CVD) method, at 600 DEG C, is 1 × 10 in substrate surface deposit doping content 20cm -3p type Poly-Si, PMOS device is leaked groove and fills up, then get rid of PMOS device and leak Poly-Si beyond flute surfaces, formed and leak bonding pad;
Step 8, implementation method prepared by PMOS device grid bonding pad is:
(8a) utilize dry etch process, going out the degree of depth at PMOS device drain-gate region etch is 0.5 μm of gate groove;
(8b) utilizing atomic layer chemical vapor deposit (ALCVD) method, at 300 DEG C, is the HfO of the high-k of 6nm at substrate surface deposition thickness 2layer, as PMOS device gate dielectric layer;
(8c) utilizing chemical vapor deposition (CVD) method, at 600 DEG C, is 1 × 10 in substrate surface deposit doping content 20cm -3p type Poly-SiGe, Ge component is 10%, is filled up by PMOS device gate groove, then gets rid of Poly-SiGe and SiO beyond PMOS device gate groove surface 2layer, as grid region, forms PMOS device;
Step 9, implementation method prepared by nmos device is:
(9a) etching nmos device active area, utilize atomic layer chemical vapor deposit (ALCVD) method, at 300 DEG C, is the HfO of the high-k of 6nm at substrate surface deposition thickness 2layer, as nmos device gate dielectric layer;
(9b) chemical vapor deposition (CVD) method is utilized, at 600 DEG C, deposit one deck Poly-SiGe on gate dielectric layer, thickness is 100nm, Ge component is 10%;
(9c) Poly-SiGe, HfO is etched 2layer, forms grid;
(9d) photoetching nmos device active area, carries out N-type ion implantation to nmos device, and forming doping content is 1 × 10 18cm -3n-type lightly-doped source drain structure (N-LDD);
(9e) utilize chemical vapor deposition (CVD) method, at 600 DEG C, deposit one thickness is the SiO of 3nm over the entire substrate 2layer, dry etching falls this layer of SiO 2, retain nmos device grid curb wall, form nmos device grid;
(9f) carry out the injection of N-type phosphonium ion in nmos device active area, autoregistration generates source region and the drain region of nmos device, makes source region and drain region doping content reach 1 × 10 20cm -3, form nmos device;
Step 10, the implementation method forming BiCMOS integrated circuit is:
(10a) by chemical vapor deposition (CVD) method, at 600 DEG C, deposit SiO on NMOS and PMOS device active area 2layer;
(10b) nmos device, the source of PMOS device, leakage and grid are made by lithography, and the lead-in wire window of the emitter of bipolar device, base stage and collector electrode;
(10c) sputter layer of metal titanium (Ti) over the entire substrate, alloy, autoregistration forms metal silicide, the metal that clean surface is unnecessary, forms Metal Contact;
(10d) splash-proofing sputtering metal, photoetching goes between, form the source of nmos device, grid, the leakage of drain electrode and PMOS device, source, gate electrode respectively, and bipolar transistor emitter pole, base stage, collector electrode metal lead-in wire, final form conducting channel be 22nm there is mixing crystal face vertical-channel strain BiCMOS integrated device and circuit.
Tool of the present invention has the following advantages:
1. the mixing crystal face vertical-channel strain BiCMOS integrated device that prepared by the present invention have employed mixing crystal face substrate technology, namely on same substrate slice, be distributed with (100) and (110) these two kinds of crystal faces, (100) crystal face is compressive strain for strain Si PMOS device, the mobility in its hole is higher than body Si material, and be tensile strain for strain Si nmos device on (110) crystal face, the mobility of its electronics is also higher than body Si material, therefore, this electric property such as device frequency and current driving ability is higher than the body Si cmos device of same size;
2. the mixing crystal face vertical-channel that prepared by the present invention strains BiCMOS integrated device, adopt selective epitaxial technology, respectively at nmos device and PMOS device active area selective growth strain Si material, improve the flexibility of device layout, enhance BiCMOS device and integrated circuit electric property;
3. have employed SOI substrate in the mixing crystal face vertical-channel strain BiCMOS integrated device that prepared by the present invention, reduce power consumption and the cut-in voltage of device and circuit, improve the reliability of device and circuit;
4. the present invention prepares in mixing crystal face vertical-channel strain BiCMOS integrated device technique, adopt Poly-SiGe material as grid, its work function changes with the change of Ge component, by regulating Ge component in Poly-SiGe grid, realizing CMOS threshold voltage can continuous setup, decrease processing step, reduce technology difficulty;
5. the maximum temperature related in the mixing crystal face vertical-channel strain BiCMOS integrated device process that prepared by the present invention is 800 DEG C, lower than the technological temperature causing strained Si channel stress relaxation, therefore this preparation method can keep strained Si channel stress effectively, improves the performance of integrated circuit;
6. the raceway groove that the mixing crystal face vertical-channel that prepared by the present invention strains PMOS device in BiCMOS integrated device is hollow, namely grid can control raceway groove on four sides in the trench, therefore, this device adds the width of raceway groove in limited region, thus improve the current driving ability of device, add the integrated level of integrated circuit, reduce the manufacturing cost of lsi unit area;
7., in the mixing crystal face vertical-channel strain BiCMOS integrated device that prepared by the present invention, in order to effectively suppress short-channel effect, introducing light dope source and drain (LDD) technique, improve device performance;
8., in the mixing crystal face vertical-channel strain BiCMOS integrated device that prepared by the present invention, have employed the HfO of high-k 2as gate medium, improve the grid-control ability of device, enhance the electric property of device.
Accompanying drawing explanation
Fig. 1 is the realization flow figure of mixing crystal face vertical-channel provided by the invention strain BiCMOS integrated device preparation method.
Embodiment
In order to make object of the present invention, technical scheme and advantage clearly understand, below in conjunction with drawings and Examples, the present invention is further elaborated.Should be appreciated that specific embodiment described herein only in order to explain the present invention, be not intended to limit the present invention.
Embodiments provide a kind of mixing crystal face vertical-channel strain BiCMOS integrated device, it is characterized in that, nmos device is strain Si planar channeling, and PMOS device is strain Si vertical-channel, and bipolar transistor adopts the common Si bipolar transistor of SOI.
As a prioritization scheme of the embodiment of the present invention, the conducting channel of nmos device is strain Si material, and the conducting channel of nmos device is tensile strain Si material, and the conducting channel of nmos device is planar channeling.
As a prioritization scheme of the embodiment of the present invention, the conducting channel of PMOS device is strain Si material, and the conducting channel of PMOS device is compressive strain Si material, and the conducting channel of PMOS device is vertical-channel.
As a prioritization scheme of the embodiment of the present invention, nmos device is prepared on the substrate that crystal face is (100), and PMOS device is prepared on the substrate of crystal face for (110).
As a prioritization scheme of the embodiment of the present invention, device preparation on soi substrates.
Referring to accompanying drawing 1, technological process prepared by the present invention's mixing crystal face vertical-channel strain BiCMOS integrated device and circuit is described in further detail.
Embodiment 1: preparation 22nm mixing crystal face vertical-channel strain BiCMOS integrated device and circuit, concrete steps are as follows:
Step 1, prepared by SOI substrate material.
(1a) choosing N-type doping content is 1 × 10 15cm -3si sheet, crystal face is (100), is oxidized its surface, and oxidated layer thickness is 0.5 μm, as the basis material on upper strata, and in this basis material hydrogen injecting;
(1b) choosing N-type doping content is 1 × 10 15cm -3si sheet, crystal face is (110), is oxidized its surface, and oxidated layer thickness is 0.5 μm, as the basis material of lower floor;
(1c) adopt chemico-mechanical polishing (CMP) technique, respectively polishing is carried out to the upper strata substrate material surface after lower floor and hydrogen injecting;
(1d) be close to relative with upper strata substrate material surface oxide layer for the lower floor after polishing, be placed in ultra-high vacuum environment and realize bonding at 350 DEG C of temperature;
(1e) substrate temperature after bonding is raised 200 DEG C, make the hydrogen place fracture that upper strata basis material is injecting, the part unnecessary to upper strata basis material is peeled off, and retains the Si material of 100nm, and carry out chemico-mechanical polishing (CMP) at this break surface, form soi structure;
(1f) utilizing the method for chemical vapor deposition (CVD), at 600 DEG C, is the SiO of 300nm in substrate surface deposit a layer thickness 2layer;
(1g) photoetching buried region, carries out the injection of N-type impurity to buried region, and at 800 DEG C, annealing 90min activator impurity, forms N-type heavy doping buried region.
Step 2, prepared by isolated area.
(2a) be the SiO of 300nm in substrate surface thermal oxidation a layer thickness 2layer;
(2b) be 1 × 10 in substrate surface epitaxial growth one deck doping content 16cm -3si layer, thickness is 2 μm;
(2c) be the SiO of 300nm in substrate surface thermal oxidation a layer thickness 2layer;
(2d) photoetching area of isolation, utilizes dry etch process, goes out at deep trench isolation region etch the deep trouth that the degree of depth is 5 μm;
(2e) utilize chemical vapor deposition (CVD) method, at 600 DEG C, in deep trouth, fill SiO 2;
(2f) by chemico-mechanical polishing (CMP) method, remove the oxide layer of excess surface, form deep trench isolation.
Step 3, prepared by bipolar device.
(3a) contact zone, photoetching collector region, carries out the injection of N-type impurity to collector region, and at 800 DEG C, annealing 90min activator impurity, forming doping content is 1 × 10 19cm -3heavy doping collector electrode;
(3b) at substrate surface thermal oxidation one SiO 2layer, photoetching base, carries out the injection of p type impurity to base, and at 800 DEG C, annealing 90min activator impurity, forming doping content is 1 × 10 18cm -3base;
(3c) at substrate surface thermal oxidation one SiO 2layer, photoetching emitter region, carries out the injection of N-type impurity to substrate, and at 800 DEG C, annealing 90min activator impurity, becomes doping content to be 5 × 10 19cm -3highly doped emitter, form bipolar transistor;
(3d) method of chemical vapor deposition (CVD) is utilized at substrate surface, at 600 DEG C, deposit one SiO 2layer.
Step 4, prepared by PMOS device active area.
(4a) photoetching PMOS device active area, in PMOS device active area, utilizes dry etching, etches the deep trouth that the degree of depth is 3.4 μm, oxide layer is carved thoroughly;
(4b) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, in deep trouth, grow the N-type Si resilient coating that a layer thickness is 1.5 μm along (110) crystal face, doping content is 1 × 10 15cm -3;
(4c) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, Si resilient coating grows the SiGe that a layer thickness is the N-type Ge component trapezoidal profile of 1.5 μm, and bottom Ge component is 0%, and top is 15%, and doping content is 1 × 10 15cm -3;
(4d) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, the SiGe layer of Ge component trapezoidal profile grows the P type SiGe layer that a layer thickness is 200nm, and Ge component is 15%, and doping content is 5 × 10 19cm -3, as the drain region of PMOS device;
(4e) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, be the P type strained si layer/of 3nm at Grown thickness, doping content is 1 × 10 18cm -3, as P type lightly-doped source drain structure (P-LDD) layer;
(4f) utilize chemical vapor deposition (CVD) method, at 600 DEG C, drain region grows the N-type strained si layer/that a layer thickness is 22nm, and doping content is 5 × 10 16cm -3, as the raceway groove of PMOS device;
(4g) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, be the P type strained si layer/of 3nm at Grown thickness, doping content is 1 × 10 18cm -3, as the 2nd P type lightly-doped source drain structure (P-LDD) layer;
(4h) utilize chemical vapor deposition (CVD) method, at 600 DEG C, strained si layer/grows the P type SiGe layer that a layer thickness is 200nm, and Ge component is 15%, and doping content is 5 × 10 19cm -3, as the source region of PMOS device.
Step 5, prepared by nmos device active area.
(5a) photoetching nmos device active area is in nmos device active area, utilizes dry etching, etches the deep trouth that the degree of depth is 2 μm;
(5b) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, grow at nmos device active area (100) crystal face the P type Si resilient coating that a layer thickness is 200nm, doping content is 1 × 10 15cm -3;
(5c) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, Si resilient coating grows the SiGe that a layer thickness is the P type Ge component trapezoidal profile of 1.6 μm, and bottom Ge component is 0%, and top is 15%, and doping content is 1 × 10 15cm -3;
(5d) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, the SiGe layer of Ge component trapezoidal profile grows the P type SiGe layer that a layer thickness is 200nm, and Ge component is 15%, and doping content is 1 × 10 16cm -3;
(5e) utilize chemical vapor deposition (CVD) method, at 600 DEG C, regrowth a layer thickness is the P type strained si layer/of 15nm, and doping content is 5 × 10 16cm -3, as the raceway groove of nmos device.
Step 6, prepared by shallow-trench isolation.
(6a) utilize dry etch process, etch in isolated area the shallow slot that the degree of depth is 0.3 μm;
(6b) utilize chemical vapor deposition (CVD) method, at 600 DEG C, in shallow slot, fill SiO 2;
(6c) by chemico-mechanical polishing (CMP) method, remove unnecessary oxide layer, form shallow-trench isolation.
Step 7, PMOS device leaks bonding pad preparation.
(7a) chemical vapor deposition (CVD) method is utilized, at 600 DEG C, at substrate surface consecutive deposition one deck SiO 2and layer of sin;
(7b) etch PMOS device and leak trench openings, utilize dry etch process, etching the degree of depth at PMOS device drain region is 0.3 μm of leakage groove;
(7c) chemical vapor deposition (CVD) method is utilized, at 600 DEG C, at substrate surface deposit one deck SiO 2, utilize dry etching to remove the SiO of plane 2layer, only retains PMOS device and leaks trenched side-wall SiO 2layer, forms PMOS device and leaks trenched side-wall isolation;
(7d) utilizing chemical vapor deposition (CVD) method, at 600 DEG C, is 1 × 10 in substrate surface deposit doping content 20cm -3p type Poly-Si, PMOS device is leaked groove and fills up, then get rid of PMOS device and leak Poly-Si beyond flute surfaces, formed and leak bonding pad.
Step 8, prepared by PMOS device grid bonding pad.
(8a) utilize dry etch process, going out the degree of depth at PMOS device drain-gate region etch is 0.5 μm of gate groove;
(8b) utilizing atomic layer chemical vapor deposit (ALCVD) method, at 300 DEG C, is the HfO of the high-k of 6nm at substrate surface deposition thickness 2layer, as PMOS device gate dielectric layer;
(8c) utilizing chemical vapor deposition (CVD) method, at 600 DEG C, is 1 × 10 in substrate surface deposit doping content 20cm -3p type Poly-SiGe, Ge component is 10%, is filled up by PMOS device gate groove, then gets rid of Poly-SiGe and SiO beyond PMOS device gate groove surface 2layer, as grid region, forms PMOS device.
Step 9, prepared by nmos device.
(9a) etching nmos device active area, utilize atomic layer chemical vapor deposit (ALCVD) method, at 300 DEG C, is the HfO of the high-k of 6nm at substrate surface deposition thickness 2layer, as nmos device gate dielectric layer;
(9b) chemical vapor deposition (CVD) method is utilized, at 600 DEG C, deposit one deck Poly-SiGe on gate dielectric layer, thickness is 100nm, Ge component is 10%;
(9c) Poly-SiGe, HfO is etched 2layer, forms grid;
(9d) photoetching nmos device active area, carries out N-type ion implantation to nmos device, and forming doping content is 1 × 10 18cm -3n-type lightly-doped source drain structure (N-LDD);
(9e) utilize chemical vapor deposition (CVD) method, at 600 DEG C, deposit one thickness is the SiO of 3nm over the entire substrate 2layer, dry etching falls this layer of SiO 2, retain nmos device grid curb wall, form nmos device grid;
(9f) carry out the injection of N-type phosphonium ion in nmos device active area, autoregistration generates source region and the drain region of nmos device, makes source region and drain region doping content reach 1 × 10 20cm -3, form nmos device.
Step 10, forms BiCMOS integrated circuit.
(10a) by chemical vapor deposition (CVD) method, at 600 DEG C, deposit SiO on NMOS and PMOS device active area 2layer;
(10b) nmos device, the source of PMOS device, leakage and grid are made by lithography, and the lead-in wire window of the emitter of bipolar device, base stage and collector electrode;
(10c) sputter layer of metal titanium (Ti) over the entire substrate, alloy, autoregistration forms metal silicide, the metal that clean surface is unnecessary, forms Metal Contact;
(10d) splash-proofing sputtering metal, photoetching goes between, form the source of nmos device, grid, the leakage of drain electrode and PMOS device, source, gate electrode respectively, and bipolar transistor emitter pole, base stage, collector electrode metal lead-in wire, final form conducting channel be 22nm there is mixing crystal face vertical-channel strain BiCMOS integrated device and circuit.
Embodiment 2: preparation 30nm mixing crystal face vertical-channel strain BiCMOS integrated device and circuit, concrete steps are as follows:
Step 1, prepared by SOI substrate material.
(1a) choosing N-type doping content is 3 × 10 15cm -3si sheet, crystal face is (100), is oxidized its surface, and oxidated layer thickness is 0.75 μm, as the basis material on upper strata, and in this basis material hydrogen injecting;
(1b) choosing N-type doping content is 3 × 10 15cm -3si sheet, crystal face is (110), is oxidized its surface, and oxidated layer thickness is 0.75 μm, as the basis material of lower floor;
(1c) adopt chemico-mechanical polishing (CMP) technique, respectively polishing is carried out to the upper strata substrate material surface after lower floor and hydrogen injecting;
(1d) be close to relative with upper strata substrate material surface oxide layer for the lower floor after polishing, be placed in ultra-high vacuum environment and realize bonding at 400 DEG C of temperature;
(1e) substrate temperature after bonding is raised 150 DEG C, make the hydrogen place fracture that upper strata basis material is injecting, the part unnecessary to upper strata basis material is peeled off, and retains the Si material of 150nm, and carry out chemico-mechanical polishing (CMP) at this break surface, form soi structure;
(1f) utilizing the method for chemical vapor deposition (CVD), at 700 DEG C, is the SiO of 400nm in substrate surface deposit a layer thickness 2layer;
(1g) photoetching buried region, carries out the injection of N-type impurity to buried region, and at 900 DEG C, annealing 45min activator impurity, forms N-type heavy doping buried region.
Step 2, prepared by isolated area.
(2a) be the SiO of 400nm in substrate surface thermal oxidation a layer thickness 2layer;
(2b) be 5 × 10 in substrate surface epitaxial growth one deck doping content 16cm -3si layer, thickness is 2.5 μm;
(2c) be the SiO of 400nm in substrate surface thermal oxidation a layer thickness 2layer;
(2d) photoetching area of isolation, utilizes dry etch process, goes out at deep trench isolation region etch the deep trouth that the degree of depth is 7 μm;
(2e) utilize chemical vapor deposition (CVD) method, at 700 DEG C, in deep trouth, fill SiO 2;
(2f) by chemico-mechanical polishing (CMP) method, remove the oxide layer of excess surface, form deep trench isolation.
Step 3, prepared by bipolar device.
(3a) contact zone, photoetching collector region, carries out the injection of N-type impurity to collector region, and at 900 DEG C, annealing 45min activator impurity, forming doping content is 5 × 10 19cm -3heavy doping collector electrode;
(3b) at substrate surface thermal oxidation one SiO 2layer, photoetching base, carries out the injection of p type impurity to base, and at 900 DEG C, annealing 45min activator impurity, forming doping content is 3 × 10 18cm -3base;
(3c) at substrate surface thermal oxidation one SiO 2layer, photoetching emitter region, carries out the injection of N-type impurity to substrate, and at 900 DEG C, annealing 45min activator impurity, becomes doping content to be 1 × 10 20cm -3highly doped emitter, form bipolar transistor;
(3d) method of chemical vapor deposition (CVD) is utilized at substrate surface, at 700 DEG C, deposit one SiO 2layer.
Step 4, prepared by PMOS device active area.
(4a) photoetching PMOS device active area, in PMOS device active area, utilizes dry etching, etches the deep trouth that the degree of depth is 4.4 μm, oxide layer is carved thoroughly;
(4b) utilize the method for chemical vapor deposition (CVD), at 700 DEG C, in deep trouth, grow the N-type Si resilient coating that a layer thickness is 2 μm along (110) crystal face, doping content is 3 × 10 15cm -3;
(4c) utilize the method for chemical vapor deposition (CVD), at 700 DEG C, Si resilient coating grows the SiGe that a layer thickness is the N-type Ge component trapezoidal profile of 1.75 μm, and bottom Ge component is 0%, and top is 20%, and doping content is 3 × 10 15cm -3;
(4d) utilize the method for chemical vapor deposition (CVD), at 700 DEG C, the SiGe layer of Ge component trapezoidal profile grows the P type SiGe layer that a layer thickness is 300nm, and Ge component is 20%, and doping content is 8 × 10 19cm -3, as the drain region of PMOS device;
(4e) utilize the method for chemical vapor deposition (CVD), at 700 DEG C, be the P type strained si layer/of 4nm at Grown thickness, doping content is 3 × 10 18cm -3, as P type lightly-doped source drain structure (P-LDD) layer;
(4f) utilize chemical vapor deposition (CVD) method, at 700 DEG C, drain region grows the N-type strained si layer/that a layer thickness is 30nm, and doping content is 1 × 10 17cm -3, as the raceway groove of PMOS device;
(4g) utilize the method for chemical vapor deposition (CVD), at 700 DEG C, be the P type strained si layer/of 4nm at Grown thickness, doping content is 3 × 10 18cm -3, as the 2nd P type lightly-doped source drain structure (P-LDD) layer;
(4h) utilize chemical vapor deposition (CVD) method, at 700 DEG C, strained si layer/grows the P type SiGe layer that a layer thickness is 300nm, and Ge component is 20%, and doping content is 8 × 10 19cm -3, as the source region of PMOS device.
Step 5, prepared by nmos device active area.
(5a) photoetching nmos device active area, in nmos device active area, utilizes dry etching, etches the deep trouth that the degree of depth is 2.4 μm;
(5b) utilize the method for chemical vapor deposition (CVD), at 700 DEG C, grow at nmos device active area (100) crystal face the P type Si resilient coating that a layer thickness is 300nm, doping content is 3 × 10 15cm -3;
(5c) utilize the method for chemical vapor deposition (CVD), at 700 DEG C, Si resilient coating grows the SiGe that a layer thickness is the P type Ge component trapezoidal profile of 1.8 μm, and bottom Ge component is 0%, and top is 20%, and doping content is 3 × 10 15cm -3;
(5d) utilize the method for chemical vapor deposition (CVD), at 700 DEG C, the SiGe layer of Ge component trapezoidal profile grows the P type SiGe layer that a layer thickness is 300nm, and Ge component is 20%, and doping content is 3 × 10 16cm -3;
(5e) utilize chemical vapor deposition (CVD) method, at 700 DEG C, regrowth a layer thickness is the P type strained si layer/of 17nm, and doping content is 1 × 10 17cm -3, as the raceway groove of nmos device.
Step 6, prepared by shallow-trench isolation.
(6a) utilize dry etch process, etch in isolated area the shallow slot that the degree of depth is 0.4 μm;
(6b) utilize chemical vapor deposition (CVD) method, at 700 DEG C, in shallow slot, fill SiO 2;
(6c) by chemico-mechanical polishing (CMP) method, remove unnecessary oxide layer, form shallow-trench isolation.
Step 7, PMOS device leaks bonding pad preparation.
(7a) chemical vapor deposition (CVD) method is utilized, at 700 DEG C, at substrate surface consecutive deposition one deck SiO 2and layer of sin;
(7b) etch PMOS device and leak trench openings, utilize dry etch process, etching the degree of depth at PMOS device drain region is 0.5 μm of leakage groove;
(7c) chemical vapor deposition (CVD) method is utilized, at 700 DEG C, at substrate surface deposit one deck SiO 2, utilize dry etching to remove the SiO of plane 2layer, only retains PMOS device and leaks trenched side-wall SiO 2layer, forms PMOS device and leaks trenched side-wall isolation;
(7d) utilizing chemical vapor deposition (CVD) method, at 700 DEG C, is 3 × 10 in substrate surface deposit doping content 20cm -3p type Poly-Si, PMOS device is leaked groove and fills up, then get rid of PMOS device and leak Poly-Si beyond flute surfaces, formed and leak bonding pad.
Step 8, prepared by PMOS device grid bonding pad.
(8a) utilize dry etch process, going out the degree of depth at PMOS device drain-gate region etch is 0.7 μm of gate groove;
(8b) utilizing atomic layer chemical vapor deposit (ALCVD) method, at 350 DEG C, is the HfO of the high-k of 8nm at substrate surface deposition thickness 2layer, as PMOS device gate dielectric layer;
(8c) utilizing chemical vapor deposition (CVD) method, at 700 DEG C, is 3 × 10 in substrate surface deposit doping content 20cm -3p type Poly-SiGe, Ge component is 20%, is filled up by PMOS device gate groove, then gets rid of Poly-SiGe and SiO beyond PMOS device gate groove surface 2layer, as grid region, forms PMOS device.
Step 9, prepared by nmos device.
(9a) etching nmos device active area, utilize atomic layer chemical vapor deposit (ALCVD) method, at 350 DEG C, is the HfO of the high-k of 8nm at substrate surface deposition thickness 2layer, as nmos device gate dielectric layer;
(9b) chemical vapor deposition (CVD) method is utilized, at 700 DEG C, deposit one deck intrinsic Poly-SiGe on gate dielectric layer, thickness is 200nm, Ge component is 20%;
(9c) Poly-SiGe, HfO is etched 2layer, forms grid;
(9d) photoetching nmos device active area, carries out N-type ion implantation to nmos device, and forming doping content is 3 × 10 18cm -3n-type lightly-doped source drain structure (N-LDD);
(9e) utilize chemical vapor deposition (CVD) method, at 700 DEG C, deposit one thickness is the SiO of 4nm over the entire substrate 2layer, dry etching falls this layer of SiO 2, retain nmos device grid curb wall, form nmos device grid;
(9f) carry out the injection of N-type phosphonium ion in nmos device active area, autoregistration generates source region and the drain region of nmos device, makes source region and drain region doping content reach 3 × 10 20cm -3, form nmos device.
Step 10, forms BiCMOS integrated circuit.
(10a) by chemical vapor deposition (CVD) method, at 700 DEG C, deposit SiO on NMOS and PMOS device active area 2layer;
(10b) nmos device, the source of PMOS device, leakage and grid are made by lithography, and the lead-in wire window of the emitter of bipolar device, base stage and collector electrode;
(10c) sputter layer of metal titanium (Ti) over the entire substrate, alloy, autoregistration forms metal silicide, the metal that clean surface is unnecessary, forms Metal Contact;
(10d) splash-proofing sputtering metal, photoetching goes between, form the source of nmos device, grid, the leakage of drain electrode and PMOS device, source, gate electrode respectively, and bipolar transistor emitter pole, base stage, collector electrode metal lead-in wire, final form conducting channel be 30nm there is mixing crystal face vertical-channel strain BiCMOS integrated device and circuit.
Embodiment 3: preparation 45nm mixing crystal face vertical-channel strain BiCMOS integrated device and circuit, concrete steps are as follows:
Step 1, prepared by SOI substrate material.
(1a) choosing N-type doping content is 5 × 10 15cm -3si sheet, crystal face is (100), is oxidized its surface, and oxidated layer thickness is 1 μm, as the basis material on upper strata, and in this basis material hydrogen injecting;
(1b) choosing N-type doping content is 5 × 10 15cm -3si sheet, crystal face is (110), is oxidized its surface, and oxidated layer thickness is 1 μm, as the basis material of lower floor's active layer;
(1c) adopt chemico-mechanical polishing (CMP) technique, respectively polishing is carried out to the upper strata substrate material surface after lower floor and hydrogen injecting;
(1d) be close to relative with upper strata substrate material surface oxide layer for the lower floor after polishing, be placed in ultra-high vacuum environment and realize bonding at 480 DEG C of temperature;
(1e) substrate temperature after bonding is raised 100 DEG C, make the hydrogen place fracture that upper strata basis material is injecting, the part unnecessary to upper strata basis material is peeled off, and retains the Si material of 200nm, and carry out chemico-mechanical polishing (CMP) at this break surface, form soi structure;
(1f) utilizing the method for chemical vapor deposition (CVD), at 800 DEG C, is the SiO of 500nm in substrate surface deposit a layer thickness 2layer;
(1g) photoetching buried region, carries out the injection of N-type impurity to buried region, and at 950 DEG C, annealing 30min activator impurity, forms N-type heavy doping buried region.
Step 2, prepared by isolated area.
(2a) be the SiO of 500nm in substrate surface thermal oxidation a layer thickness 2layer;
(2b) be 1 × 10 in substrate surface epitaxial growth one deck doping content 17cm -3si layer, thickness is 3 μm;
(2c) be the SiO of 500nm in substrate surface thermal oxidation a layer thickness 2layer;
(2d) photoetching area of isolation, utilizes dry etch process, goes out at deep trench isolation region etch the deep trouth that the degree of depth is 8 μm;
(2e) utilize chemical vapor deposition (CVD) method, at 800 DEG C, in deep trouth, fill SiO 2;
(2f) by chemico-mechanical polishing (CMP) method, remove the oxide layer of excess surface, form deep trench isolation.
Step 3, prepared by bipolar device.
(3a) contact zone, photoetching collector region, carries out the injection of N-type impurity to collector region, and at 950 DEG C, annealing 30min activator impurity, forming doping content is 1 × 10 20cm -3heavy doping collector electrode;
(3b) at substrate surface thermal oxidation one SiO 2layer, photoetching base, carries out the injection of p type impurity to base, and at 950 DEG C, annealing 30min activator impurity, forming doping content is 5 × 10 18cm -3base;
(3c) at substrate surface thermal oxidation one SiO 2layer, photoetching emitter region, carries out the injection of N-type impurity to substrate, and at 950 DEG C, annealing 30min activator impurity, becomes doping content to be 5 × 10 20cm -3highly doped emitter, form bipolar transistor;
(3d) method of chemical vapor deposition (CVD) is utilized at substrate surface, at 800 DEG C, deposit one SiO 2layer.
Step 4, prepared by PMOS device active area.
(4a) photoetching PMOS device active area, in PMOS device active area, utilizes dry etching, etches the deep trouth that the degree of depth is 5.3 μm, oxide layer is carved thoroughly;
(4b) utilize the method for chemical vapor deposition (CVD), at 750 DEG C, in deep trouth, grow the N-type Si resilient coating that a layer thickness is 2.5 μm along (110) crystal face, doping content is 5 × 10 15cm -3;
(4c) utilize the method for chemical vapor deposition (CVD), at 750 DEG C, Si resilient coating grows the SiGe5 that a layer thickness is the N-type Ge component trapezoidal profile of 2 μm, and bottom Ge component is 0%, and top is 25%, and doping content is 5 × 10 15cm -3;
(4d) utilize the method for chemical vapor deposition (CVD), at 750 DEG C, the SiGe layer of Ge component trapezoidal profile grows the P type SiGe layer that a layer thickness is 400nm, and Ge component is 25%, and doping content is 1 × 10 20cm -3, as the drain region of PMOS device;
(4e) utilize the method for chemical vapor deposition (CVD), at 750 DEG C, be the P type strained si layer/of 5nm at Grown thickness, doping content is 5 × 10 18cm -3, as P type lightly-doped source drain structure (P-LDD) layer;
(4f) utilize chemical vapor deposition (CVD) method, at 750 DEG C, drain region grows the N-type strained si layer/that a layer thickness is 45nm, and doping content is 5 × 10 17cm -3, as the raceway groove of PMOS device;
(4g) utilize the method for chemical vapor deposition (CVD), at 750 DEG C, be the P type strained si layer/of 5nm at Grown thickness, doping content is 5 × 10 18cm -3, as the 2nd P type lightly-doped source drain structure (P-LDD) layer;
(4h) utilize chemical vapor deposition (CVD) method, at 750 DEG C, strained si layer/grows the P type SiGe layer that a layer thickness is 400nm, and Ge component is 25%, and doping content is 1 × 10 20cm -3, as the source region of PMOS device.
Step 5, prepared by nmos device active area.
(5a) photoetching nmos device active area, in nmos device active area, utilizes dry etching, etches the deep trouth that the degree of depth is 3 μm;
(5b) utilize the method for chemical vapor deposition (CVD), at 750 DEG C, grow at nmos device active area (100) crystal face the P type Si resilient coating that a layer thickness is 400nm, doping content is 5 × 10 15cm -3;
(5c) utilize the method for chemical vapor deposition (CVD), at 750 DEG C, Si resilient coating grows the SiGe that a layer thickness is the P type Ge component trapezoidal profile of 2.2 μm, and bottom Ge component is 0%, and top is 25%, and doping content is 5 × 10 15cm -3;
(5d) utilize the method for chemical vapor deposition (CVD), at 750 DEG C, the SiGe layer of Ge component trapezoidal profile grows the P type SiGe layer that a layer thickness is 400nm, and Ge component is 25%, and doping content is 5 × 10 16cm -3;
(5e) utilize chemical vapor deposition (CVD) method, at 750 DEG C, regrowth a layer thickness is the P type strained si layer/of 20nm, and doping content is 5 × 10 17cm -3, as the raceway groove of nmos device.
Step 6, prepared by shallow-trench isolation.
(6a) utilize dry etch process, etch in isolated area the shallow slot that the degree of depth is 0.5 μm;
(6b) utilize chemical vapor deposition (CVD) method, at 800 DEG C, in shallow slot, fill SiO 2;
(6c) by chemico-mechanical polishing (CMP) method, remove unnecessary oxide layer, form shallow-trench isolation.
Step 7, PMOS device leaks bonding pad preparation.
(7a) chemical vapor deposition (CVD) method is utilized, at 800 DEG C, at substrate surface consecutive deposition one deck SiO 2and layer of sin;
(7b) etch PMOS device and leak trench openings, utilize dry etch process, etching the degree of depth at PMOS device drain region is 0.7 μm of leakage groove;
(7c) chemical vapor deposition (CVD) method is utilized, at 800 DEG C, at substrate surface deposit one deck SiO 2, utilize dry etching to remove the SiO of plane 2layer, only retains PMOS device and leaks trenched side-wall SiO 2layer, forms PMOS device and leaks trenched side-wall isolation;
(7d) utilizing chemical vapor deposition (CVD) method, at 800 DEG C, is 5 × 10 in substrate surface deposit doping content 20cm -3p type Poly-Si, PMOS device is leaked groove and fills up, then get rid of PMOS device and leak Poly-Si beyond flute surfaces, formed and leak bonding pad.
Step 8, prepared by PMOS device grid bonding pad.
(8a) utilize dry etch process, going out the degree of depth at PMOS device drain-gate region etch is 0.9 μm of gate groove;
(8b) utilizing atomic layer chemical vapor deposit (ALCVD) method, at 400 DEG C, is the HfO of the high-k of 10nm at substrate surface deposition thickness 2layer, as PMOS device gate dielectric layer;
(8c) utilizing chemical vapor deposition (CVD) method, at 800 DEG C, is 5 × 10 in substrate surface deposit doping content 20cm -3p type Poly-SiGe, Ge component is 30%, is filled up by PMOS device gate groove, then gets rid of Poly-SiGe and SiO beyond PMOS device gate groove surface 2layer, as grid region, forms PMOS device.
Step 9, prepared by nmos device.
(9a) etching nmos device active area, utilize atomic layer chemical vapor deposit (ALCVD) method, at 400 DEG C, is the HfO of the high-k of 10nm at substrate surface deposition thickness 2layer, as nmos device gate dielectric layer;
(9b) chemical vapor deposition (CVD) method is utilized, at 800 DEG C, deposit one deck intrinsic Poly-SiGe on gate dielectric layer, thickness is 300nm, Ge component is 30%;
(9c) Poly-SiGe, HfO is etched 2layer, forms grid;
(9d) photoetching nmos device active area, carries out N-type ion implantation to nmos device, and forming doping content is 5 × 10 18cm -3n-type lightly-doped source drain structure (N-LDD);
(9e) utilize chemical vapor deposition (CVD) method, at 800 DEG C, deposit one thickness is the SiO of 5nm over the entire substrate 2layer, dry etching falls this layer of SiO 2, retain nmos device gate lateral wall, form nmos device grid;
(9f) carry out the injection of N-type phosphonium ion in nmos device active area, autoregistration generates source region and the drain region of nmos device, makes source region and drain region doping content reach 5 × 10 20cm -3, form nmos device.
Step 10, forms BiCMOS integrated circuit.
(10a) by chemical vapor deposition (CVD) method, at 800 DEG C, deposit SiO on NMOS and PMOS device active area 2layer;
(10b) nmos device, the source of PMOS device, leakage and grid are made by lithography, and the lead-in wire window of the emitter of bipolar device, base stage and collector electrode;
(10c) sputter layer of metal titanium (Ti) over the entire substrate, alloy, autoregistration forms metal silicide, the metal that clean surface is unnecessary, forms Metal Contact;
(10d) splash-proofing sputtering metal, photoetching goes between, form the source of nmos device, grid, the leakage of drain electrode and PMOS device, source, gate electrode respectively, and bipolar transistor emitter pole, base stage, collector electrode metal lead-in wire, final form conducting channel be 45nm there is mixing crystal face vertical-channel strain BiCMOS integrated device and circuit.
The mixing crystal face vertical-channel strain BiCMOS integrated device that the embodiment of the present invention provides and preparation method's tool have the following advantages:
1. the mixing crystal face vertical-channel strain BiCMOS integrated device that prepared by the present invention have employed mixing crystal face substrate technology, namely on same substrate slice, be distributed with (100) and (110) these two kinds of crystal faces, (100) crystal face is compressive strain for strain Si PMOS device, the mobility in its hole is higher than body Si material, and be tensile strain for strain Si nmos device on (110) crystal face, the mobility of its electronics is also higher than body Si material, therefore, this electric property such as device frequency and current driving ability is higher than the body Si cmos device of same size;
2. the mixing crystal face vertical-channel that prepared by the present invention strains BiCMOS integrated device, adopt selective epitaxial technology, respectively at nmos device and PMOS device active area selective growth strain Si material, improve the flexibility of device layout, enhance BiCMOS device and integrated circuit electric property;
3. have employed SOI substrate in the mixing crystal face vertical-channel strain BiCMOS integrated device that prepared by the present invention, reduce power consumption and the cut-in voltage of device and circuit, improve the reliability of device and circuit;
4. the present invention prepares in mixing crystal face vertical-channel strain BiCMOS integrated device technique, adopt Poly-SiGe material as grid, its work function changes with the change of Ge component, by regulating Ge component in Poly-SiGe grid, realizing CMOS threshold voltage can continuous setup, decrease processing step, reduce technology difficulty;
5. the maximum temperature related in the mixing crystal face vertical-channel strain BiCMOS integrated device process that prepared by the present invention is 800 DEG C, lower than the technological temperature causing strained Si channel stress relaxation, therefore this preparation method can keep strained Si channel stress effectively, improves the performance of integrated circuit;
6. the raceway groove that the mixing crystal face vertical-channel that prepared by the present invention strains PMOS device in BiCMOS integrated device is hollow, namely grid can control raceway groove on four sides in the trench, therefore, this device adds the width of raceway groove in limited region, thus improve the current driving ability of device, add the integrated level of integrated circuit, reduce the manufacturing cost of lsi unit area;
7., in the mixing crystal face vertical-channel strain BiCMOS integrated device that prepared by the present invention, in order to effectively suppress short-channel effect, introducing light dope source and drain (LDD) technique, improve device performance;
8., in the mixing crystal face vertical-channel strain BiCMOS integrated device that prepared by the present invention, have employed the HfO of high-k 2as gate medium, improve the grid-control ability of device, enhance the electric property of device.The foregoing is only preferred embodiment of the present invention, not in order to limit the present invention, all any amendments done within the spirit and principles in the present invention, equivalent replacement and improvement etc., all should be included within protection scope of the present invention.

Claims (4)

1. mix a preparation method for crystal face vertical-channel strain BiCMOS integrated device, it is characterized in that, comprise the steps:
The first step, choose two panels N-type doping Si sheet, wherein a slice crystal face is (110), and a slice crystal face is (100), and two panels doping content is 1 ~ 5 × 10 15cm -3, be oxidized two panels Si sheet surface, oxidated layer thickness is 0.5 ~ 1 μm; Be the basis material of a slice as upper strata of (100) using crystal face, and in this basis material hydrogen injecting, be the basis material of a slice as lower floor of (110) using crystal face; Chemico-mechanical polishing (CMP) technique is adopted to carry out polishing to two oxide layer surfaces;
Second step, two panels Si sheet oxide layer is placed in ultra-high vacuum environment relatively at the temperature of 350 ~ 480 DEG C and realizes bonding; Si sheet temperature after bonding is raised 100 ~ 200 DEG C, make the hydrogen place fracture that upper strata basis material is injecting, the part unnecessary to upper strata basis material is peeled off, and retains the Si material of 100 ~ 200nm, and carry out chemico-mechanical polishing (CMP) at its break surface, form SOI substrate;
3rd step, utilizing the method for chemical vapor deposition (CVD), at 600 ~ 800 DEG C, is the SiO of 300 ~ 500nm at substrate surface deposit one thickness 2layer, photoetching buried region, carries out the injection of N-type impurity to buried region, and at 800 ~ 950 DEG C, annealing 30 ~ 90min activator impurity, forms N-type heavy doping buried region;
4th step, be 1 × 10 in substrate surface epitaxial growth one deck doping content 16~ 1 × 10 17cm -3si layer, thickness is 2 ~ 3 μm;
5th step, be the SiO of 300 ~ 500nm in substrate surface thermal oxidation a layer thickness 2layer, photoetching area of isolation, utilizes dry etch process, goes out at deep trench isolation region etch the deep trouth that the degree of depth is 5 ~ 8 μm; Utilize the method for chemical vapor deposition (CVD), at 600 ~ 800 DEG C, in deep trouth, fill SiO 2, by chemico-mechanical polishing (CMP) method, remove the oxide layer of excess surface, form deep trench isolation;
6th step, contact zone, photoetching collector region, carry out the injection of N-type impurity to collector region, and at 800 ~ 950 DEG C, annealing 30 ~ 90min activator impurity, forming doping content is 1 × 10 19~ 1 × 10 20cm -3heavy doping collector electrode;
7th step, at substrate surface thermal oxidation one SiO 2layer, photoetching base, carries out the injection of p type impurity to base, and at 800 ~ 950 DEG C, annealing 30 ~ 90min activator impurity, forming doping content is 1 × 10 18~ 5 × 10 18cm -3base;
8th step, at substrate surface thermal oxidation one SiO 2layer, photoetching emitter region, carries out the injection of N-type impurity to substrate, and at 800 ~ 950 DEG C, annealing 30 ~ 90min activator impurity, forming doping content is 5 × 10 19~ 5 × 10 20cm -3highly doped emitter, utilize the method for chemical vapor deposition (CVD) at substrate surface, at 600 ~ 800 DEG C, deposit one SiO 2layer;
9th step, photoetching PMOS device active area, in PMOS device active area, utilize dry etching, etches the deep trouth that the degree of depth is 3.4 ~ 5.3 μm, the oxide layer of centre carved thoroughly; Utilize chemical vapor deposition (CVD) method, at 600 ~ 750 DEG C, selective epitaxial growth seven layer material on the PMOS device active area of (110) crystal face substrate: ground floor is N-type Si resilient coating, thickness is 1.5 ~ 2.5 μm, deep trouth fills up by this layer, and doping content is 1 ~ 5 × 10 15cm -3; The second layer to be thickness the be N-type SiGe graded bedding of 1.5 ~ 2 μm, bottom Ge component is 0%, and top Ge component is 15 ~ 25%, and doping content is 1 ~ 5 × 10 15cm -3; Third layer is Ge component is 15 ~ 25%, and thickness is the P type SiGe layer of 200 ~ 400nm, and doping content is 5 ~ 10 × 10 20cm -3, as the drain region of PMOS device; 4th layer is thickness is 3 ~ 5nmP type strained si layer/, and doping content is 1 ~ 5 × 10 18cm -3, as P type lightly-doped source drain structure (P-LDD) layer; Layer 5 to be thickness the be N-type strain Si of 22 ~ 45nm is as channel region, and doping content is 5 × 10 16~ 5 × 10 17cm -3; The P type strained si layer/of layer 6 to be thickness be 3 ~ 5nm, doping content is 1 ~ 5 × 10 18cm -3, as the 2nd P type lightly-doped source drain structure (P-LDD) layer; Layer 7 is Ge component is 15 ~ 25%, and thickness is the P type SiGe of 200 ~ 400nm, and doping content is 5 ~ 10 × 10 19cm -3, as the source region of PMOS device;
Tenth step, photoetching nmos device active area, in nmos device active area, utilize dry etching, etch the deep trouth that the degree of depth is 2 ~ 3 μm, utilize chemical vapor deposition (CVD) method, at 600 ~ 750 DEG C, selective epitaxial growth four layer material on the nmos device active area of (100) crystal face substrate: the P type Si resilient coating of ground floor to be thickness be 200 ~ 400nm, doping content is 1 ~ 5 × 10 15cm -3; The second layer to be thickness the be P type SiGe graded bedding of 1.6 ~ 2.2 μm, bottom Ge component is 0%, and top Ge component is 15 ~ 25%, and doping content is 1 ~ 5 × 10 15cm -3; Third layer is Ge component is 15 ~ 25%, and thickness is the P type SiGe layer of 200 ~ 400nm, and doping content is 1 ~ 5 × 10 16cm -3; The N-type strained si layer/of the 4th layer of to be thickness be 15 ~ 20nm, doping content is 5 × 10 16~ 5 × 10 17cm -3as the raceway groove of nmos device;
11 step, utilize dry etch process, etch in PMOS device source and drain isolated area the shallow slot that the degree of depth is 0.3 ~ 0.5 μm; Recycling chemical vapor deposition (CVD) method, at 600 ~ 800 DEG C, fills SiO in shallow slot 2; Finally, by chemico-mechanical polishing (CMP) method, remove unnecessary oxide layer, form shallow-trench isolation;
12 step, utilize chemical vapor deposition (CVD) method at substrate surface, at 600 ~ 800 DEG C, deposit one deck SiO 2resilient coating and layer of sin, etch leakage trench openings, utilize dry etch process, and etching the degree of depth at PMOS device drain region is 0.3 ~ 0.7 μm of leakage groove; Utilize chemical vapor deposition (CVD) method, at 600 ~ 800 DEG C, at substrate surface deposit one deck SiO 2, form PMOS device and leak trenched side-wall isolation; Dry etching is utilized to remove the SiO of plane 2layer, only retains PMOS device and leaks trenched side-wall SiO 2layer; Utilizing chemical vapor deposition (CVD) method, at 600 ~ 800 DEG C, is 1 ~ 5 × 10 in substrate surface deposit doping content 20cm -3p type Poly-Si, PMOS device is leaked groove and fills up, then get rid of PMOS device and leak Poly-SiGe beyond flute surfaces, formed and leak bonding pad;
13 step, utilize dry etch process, etching the degree of depth in PMOS device gate region is 0.5 ~ 0.9 μm of gate groove; Utilizing atomic layer chemical vapor deposit (ALCVD) method, at 300 ~ 400 DEG C, is the HfO of the high-k of 6 ~ 10nm at substrate surface deposition thickness 2layer, as PMOS device gate dielectric layer; Utilizing chemical vapor deposition (CVD) method, at 600 ~ 800 DEG C, is 1 ~ 5 × 10 in substrate surface deposit doping content 20cm -3p type Poly-SiGe, Ge component is 10 ~ 30%, is filled up by PMOS device gate groove, then gets rid of Poly-SiGe and SiO beyond PMOS device gate groove surface 2layer, as grid region, forms PMOS device;
14 step, etch nmos device active area, utilizing atomic layer chemical vapor deposit (ALCVD) method, at 300 ~ 400 DEG C, is the HfO of the high-k of 6 ~ 10nm at substrate surface deposition thickness 2layer, as nmos device gate dielectric layer;
Deposit one deck intrinsic Poly-SiGe again, thickness is 100 ~ 300nm, Ge component is 10 ~ 30 %, etching N MOS device grid; Photoetching nmos device active area, carries out N-type ion implantation to nmos device, and forming doping content is 1 ~ 5 × 10 18cm -3n-type lightly-doped source drain structure (N-LDD); Be the SiO of 3 ~ 5nm at whole substrate deposit one thickness 2layer, dry etching falls this layer of SiO 2, as nmos device grid curb wall, form nmos device grid;
15 step, carry out the injection of N-type phosphonium ion in nmos device active area, autoregistration generates source region and the drain region of nmos device, makes source region and drain region doping content reach 1 ~ 5 × 10 20cm -3;
16 step, make nmos device, the source of PMOS device, leakage and grid by lithography, and the lead-in wire window of the emitter of bipolar device, base stage and collector electrode, sputter layer of metal titanium (Ti) alloy over the entire substrate, autoregistration forms metal silicide, the metal that clean surface is unnecessary, forms Metal Contact; Photoetching goes between, and forming conducting channel is that having of 22 ~ 45nm mixes crystal face vertical-channel strain BiCMOS integrated device.
2. method according to claim 1, is characterized in that, PMOS device channel length is determined according to the N-type strained si layer/layer thickness of the 9th step deposit, and get 22 ~ 45nm, nmos device channel length is controlled by photoetching process.
3. method according to claim 1, is characterized in that, maximum temperature involved in this preparation method determines to chemical vapor deposition (CVD) technological temperature in the 13 step according to the 9th step, and maximum temperature is less than or equal to 800 DEG C.
4. mix a preparation method for crystal face vertical-channel BiCMOS integrated circuit, it is characterized in that, this preparation method comprises the steps:
Step 1, implementation method prepared by SOI substrate material is:
(1a) choosing N-type doping content is 1 × 10 15cm -3si sheet, crystal face is (100), is oxidized its surface, and oxidated layer thickness is 0.5 μm, as the basis material on upper strata, and in this basis material hydrogen injecting;
(1b) choosing N-type doping content is 1 × 10 15cm -3si sheet, crystal face is (110), is oxidized its surface, and oxidated layer thickness is 0.5 μm, as the basis material of lower floor;
(1c) adopt chemico-mechanical polishing (CMP) technique, respectively polishing is carried out to the upper strata substrate material surface after lower floor and hydrogen injecting;
(1d) be close to relative with upper strata substrate material surface oxide layer for the lower floor after polishing, be placed in ultra-high vacuum environment and realize bonding at 350 DEG C of temperature;
(1e) substrate temperature after bonding is raised 200 DEG C, make the hydrogen place fracture that upper strata basis material is injecting, the part unnecessary to upper strata basis material is peeled off, and retains the Si material of 100nm, and carry out chemico-mechanical polishing (CMP) at this break surface, form soi structure;
(1f) utilizing the method for chemical vapor deposition (CVD), at 600 DEG C, is the SiO of 300nm in substrate surface deposit a layer thickness 2layer;
(1g) photoetching buried region, carries out the injection of N-type impurity to buried region, and at 800 DEG C, annealing 90min activator impurity, forms N-type heavy doping buried region;
Step 2, implementation method prepared by isolated area is:
(2a) be the SiO of 300nm in substrate surface thermal oxidation a layer thickness 2layer;
(2b) be 1 × 10 in substrate surface epitaxial growth one deck doping content 16cm -3si layer, thickness is 2 μm;
(2c) be the SiO of 300nm in substrate surface thermal oxidation a layer thickness 2layer;
(2d) photoetching area of isolation, utilizes dry etch process, goes out at deep trench isolation region etch the deep trouth that the degree of depth is 5 μm;
(2e) utilize chemical vapor deposition (CVD) method, at 600 DEG C, in deep trouth, fill SiO 2;
(2f) by chemico-mechanical polishing (CMP) method, remove the oxide layer of excess surface, form deep trench isolation;
Step 3, implementation method prepared by bipolar device is:
(3a) contact zone, photoetching collector region, carries out the injection of N-type impurity to collector region, and at 800 DEG C, annealing 90min activator impurity, forming doping content is 1 × 10 19cm -3heavy doping collector electrode;
(3b) at substrate surface thermal oxidation one SiO 2layer, photoetching base, carries out the injection of p type impurity to base, and at 800 DEG C, annealing 90min activator impurity, forming doping content is 1 × 10 18cm -3base;
(3c) at substrate surface thermal oxidation one SiO 2layer, photoetching emitter region, carries out the injection of N-type impurity to substrate, and at 800 DEG C, annealing 90min activator impurity, becomes doping content to be 5 × 10 19cm -3highly doped emitter, form bipolar transistor;
(3d) method of chemical vapor deposition (CVD) is utilized at substrate surface, at 600 DEG C, deposit one SiO 2layer;
Step 4, implementation method prepared by PMOS device active area is:
(4a) photoetching PMOS device active area, in PMOS device active area, utilizes dry etching, etches the deep trouth that the degree of depth is 3.4 μm, oxide layer is carved thoroughly;
(4b) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, in deep trouth, grow the N-type Si resilient coating that a layer thickness is 1.5 μm along (110) crystal face, doping content is 1 × 10 15cm -3;
(4c) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, Si resilient coating grows the SiGe that a layer thickness is the N-type Ge component trapezoidal profile of 1.5 μm, and bottom Ge component is 0%, and top is 15%, and doping content is 1 × 10 15cm -3;
(4d) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, the SiGe layer of Ge component trapezoidal profile grows the P type SiGe layer that a layer thickness is 200nm, and Ge component is 15%, and doping content is 5 × 10 19cm -3, as the drain region of PMOS device;
(4e) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, be the P type strained si layer/of 3nm at Grown thickness, doping content is 1 × 10 18cm -3, as P type lightly-doped source drain structure (P-LDD) layer;
(4f) utilize chemical vapor deposition (CVD) method, at 600 DEG C, drain region grows the N-type strained si layer/that a layer thickness is 22nm, and doping content is 5 × 10 16cm -3, as the raceway groove of PMOS device;
(4g) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, be the P type strained si layer/of 3nm at Grown thickness, doping content is 1 × 10 18cm -3, as the 2nd P type lightly-doped source drain structure (P-LDD) layer;
(4h) utilize chemical vapor deposition (CVD) method, at 600 DEG C, strained si layer/grows the P type SiGe layer that a layer thickness is 200nm, and Ge component is 15%, and doping content is 5 × 10 19cm -3, as the source region of PMOS device;
Step 5, implementation method prepared by nmos device active area is:
(5a) photoetching nmos device active area is in nmos device active area, utilizes dry etching, etches the deep trouth that the degree of depth is 2 μm;
(5b) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, grow at nmos device active area (100) crystal face the P type Si resilient coating that a layer thickness is 200nm, doping content is 1 × 10 15cm -3;
(5c) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, Si resilient coating grows the SiGe that a layer thickness is the P type Ge component trapezoidal profile of 1.6 μm, and bottom Ge component is 0%, and top is 15%, and doping content is 1 × 10 15cm -3;
(5d) utilize the method for chemical vapor deposition (CVD), at 600 DEG C, the SiGe layer of Ge component trapezoidal profile grows the P type SiGe layer that a layer thickness is 200nm, and Ge component is 15%, and doping content is 1 × 10 16cm -3;
(5e) utilize chemical vapor deposition (CVD) method, at 600 DEG C, regrowth a layer thickness is the P type strained si layer/of 15nm, and doping content is 5 × 10 16cm -3, as the raceway groove of nmos device;
Step 6, implementation method prepared by shallow-trench isolation is:
(6a) utilize dry etch process, etch in isolated area the shallow slot that the degree of depth is 0.3 μm;
(6b) utilize chemical vapor deposition (CVD) method, at 600 DEG C, in shallow slot, fill SiO 2;
(6c) by chemico-mechanical polishing (CMP) method, remove unnecessary oxide layer, form shallow-trench isolation;
Step 7, PMOS device is leaked the implementation method prepared bonding pad and is:
(7a) chemical vapor deposition (CVD) method is utilized, at 600 DEG C, at substrate surface consecutive deposition one deck SiO 2and layer of sin;
(7b) etch PMOS device and leak trench openings, utilize dry etch process, etching the degree of depth at PMOS device drain region is 0.3 μm of leakage groove;
(7c) chemical vapor deposition (CVD) method is utilized, at 600 DEG C, at substrate surface deposit one deck SiO 2, utilize dry etching to remove the SiO of plane 2layer, only retains PMOS device and leaks trenched side-wall SiO 2layer, forms PMOS device and leaks trenched side-wall isolation;
(7d) utilizing chemical vapor deposition (CVD) method, at 600 DEG C, is 1 × 10 in substrate surface deposit doping content 20cm -3p type Poly-Si, PMOS device is leaked groove and fills up, then get rid of PMOS device and leak Poly-Si beyond flute surfaces, formed and leak bonding pad;
Step 8, implementation method prepared by PMOS device grid bonding pad is:
(8a) utilize dry etch process, going out the degree of depth at PMOS device drain-gate region etch is 0.5 μm of gate groove;
(8b) utilizing atomic layer chemical vapor deposit (ALCVD) method, at 300 DEG C, is the HfO of the high-k of 6nm at substrate surface deposition thickness 2layer, as PMOS device gate dielectric layer;
(8c) utilizing chemical vapor deposition (CVD) method, at 600 DEG C, is 1 × 10 in substrate surface deposit doping content 20cm -3p type Poly-SiGe, Ge component is 10%, is filled up by PMOS device gate groove, then gets rid of Poly-SiGe and SiO beyond PMOS device gate groove surface 2layer, as grid region, forms PMOS device;
Step 9, implementation method prepared by nmos device is:
(9a) etching nmos device active area, utilize atomic layer chemical vapor deposit (ALCVD) method, at 300 DEG C, is the HfO of the high-k of 6nm at substrate surface deposition thickness 2layer, as nmos device gate dielectric layer;
(9b) chemical vapor deposition (CVD) method is utilized, at 600 DEG C, deposit one deck Poly-SiGe on gate dielectric layer, thickness is 100nm, Ge component is 10%;
(9c) Poly-SiGe, HfO is etched 2layer, forms grid;
(9d) photoetching nmos device active area, carries out N-type ion implantation to nmos device, and forming doping content is 1 × 10 18cm -3n-type lightly-doped source drain structure (N-LDD);
(9e) utilize chemical vapor deposition (CVD) method, at 600 DEG C, deposit one thickness is the SiO of 3nm over the entire substrate 2layer, dry etching falls this layer of SiO 2, retain nmos device grid curb wall, form nmos device grid;
(9f) carry out the injection of N-type phosphonium ion in nmos device active area, autoregistration generates source region and the drain region of nmos device, makes source region and drain region doping content reach 1 × 10 20cm -3, form nmos device;
Step 10, the implementation method forming BiCMOS integrated circuit is:
(10a) by chemical vapor deposition (CVD) method, at 600 DEG C, deposit SiO on NMOS and PMOS device active area 2layer;
(10b) nmos device, the source of PMOS device, leakage and grid are made by lithography, and the lead-in wire window of the emitter of bipolar device, base stage and collector electrode;
(10c) sputter layer of metal titanium (Ti) alloy over the entire substrate, autoregistration forms metal silicide, the metal that clean surface is unnecessary, forms Metal Contact;
(10d) splash-proofing sputtering metal, photoetching goes between, form the source of nmos device, grid, the leakage of drain electrode and PMOS device, source, gate electrode respectively, and bipolar transistor emitter pole, base stage, collector electrode metal lead-in wire, final form conducting channel be 22nm there is mixing crystal face vertical-channel strain BiCMOS integrated device and circuit.
CN201210244596.0A 2012-07-16 2012-07-16 Bi CMOS (Complementary Metal-Oxide-Semiconductor) integrated device with mixed crystal plane and vertical channel strain and preparation method thereof Expired - Fee Related CN102723342B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210244596.0A CN102723342B (en) 2012-07-16 2012-07-16 Bi CMOS (Complementary Metal-Oxide-Semiconductor) integrated device with mixed crystal plane and vertical channel strain and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210244596.0A CN102723342B (en) 2012-07-16 2012-07-16 Bi CMOS (Complementary Metal-Oxide-Semiconductor) integrated device with mixed crystal plane and vertical channel strain and preparation method thereof

Publications (2)

Publication Number Publication Date
CN102723342A CN102723342A (en) 2012-10-10
CN102723342B true CN102723342B (en) 2015-05-20

Family

ID=46949062

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210244596.0A Expired - Fee Related CN102723342B (en) 2012-07-16 2012-07-16 Bi CMOS (Complementary Metal-Oxide-Semiconductor) integrated device with mixed crystal plane and vertical channel strain and preparation method thereof

Country Status (1)

Country Link
CN (1) CN102723342B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8890119B2 (en) * 2012-12-18 2014-11-18 Intel Corporation Vertical nanowire transistor with axially engineered semiconductor and gate metallization

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100405611C (en) * 2003-10-31 2008-07-23 国际商业机器公司 High mobility heterojunction complementary field effect transistor and method thereof
CN101317252A (en) * 2005-12-29 2008-12-03 英特尔公司 A tensile strained NMOS transistor using group III-N source/drain regions

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100405611C (en) * 2003-10-31 2008-07-23 国际商业机器公司 High mobility heterojunction complementary field effect transistor and method thereof
CN101317252A (en) * 2005-12-29 2008-12-03 英特尔公司 A tensile strained NMOS transistor using group III-N source/drain regions

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
应变BiCMOS器件及应力分布研究;李磊;《中国优秀硕士学位论文全文数据库信息科技辑》;20100115(第01期);正文第37页第4段-第43页第5 *

Also Published As

Publication number Publication date
CN102723342A (en) 2012-10-10

Similar Documents

Publication Publication Date Title
CN102738161B (en) The two strain mixing crystal face Si base BiCMOS integrated device of a kind of two polycrystalline and preparation method
CN102723342B (en) Bi CMOS (Complementary Metal-Oxide-Semiconductor) integrated device with mixed crystal plane and vertical channel strain and preparation method thereof
CN102738152B (en) The strain Si BiCMOS integrated device of a kind of pair of polycrystalline and preparation method
CN102723341B (en) A kind of mixing crystal face strain Si vertical-channel BiCMOS integrated device and preparation method
CN102751291B (en) A kind of mixing crystal face two strain silicon base CMOS integrated device and preparation method
CN102738160B (en) A kind of mixing crystal face SOI BiCMOS integrated device based on hollow raceway groove technique and preparation method
CN102723336B (en) A kind of two polycrystalline SOI strain SiGe hollow raceway groove BiCMOS integrated device and preparation method
CN102751292B (en) A kind of strain BiCMOS integrated device of the mixing crystal face based on three polycrystal SiGe HBT and preparation method
CN102723340B (en) A kind of SOI BJT two strain plane BiCMOS integrated device and preparation method
CN102916015B (en) Strain Si BiCMOS (Bipolar Complementary Metal Oxide Semiconductor) integrated device based on SOI SiGe HBT (Heterojunction Bipolar Transistor) and preparation method thereof
CN102751282B (en) A kind of strain BiCMOS integrated device based on crystal face selection and preparation method
CN102738154B (en) Vertical-channel mixed-lattice-strain BiCMOS (bipolar complementary metal oxide semiconductor) integrated device and preparation method
CN102738177B (en) Strain Si BiCMOS (Bipolar-Complementary Metal-Oxide-Semiconductor) integrated device based on SOI (Silicon on Insulator) substrate and preparation method thereof
CN102738163B (en) A kind of two polycrystal SiGe HBT mixing crystal face BiCMOS integrated device and preparation method
CN102800680B (en) Mixed crystal face vertical channel Si-based BiCMOS integrated device and preparation method thereof
CN102738175B (en) BiCMOS (Bipolar Complementary Metal Oxide Semiconductor) integrated device on basis of SOI (Silicon On Insulator) substrate and preparation method
CN102723339B (en) SOI (Silicon On Insulator)-BJT (Bipolar Junction Transistor) Bi CMOS (Complementary Metal-Oxide-Semiconductor) integrated device with strain SiGe clip-shaped channel and preparation method thereof
CN102820295B (en) Double-strain plane BiCMOS (Bipolar Complementary Metal-Oxide-Semiconductor Transistor) integrated device and preparation method
CN102820296B (en) A kind of two polycrystalline SOI BiCMOS integrated device based on crystal face selection and preparation method
CN102723330B (en) A kind of strain Si BiCMOS integrated device and preparation method
CN102723343B (en) Crystal plane-based Tri-polycrystal-plane Bi CMOS (Complentary Metal-Oxide-Semiconductor) integrated device and preparation method thereof
CN102738162B (en) Mixed crystal face double polycrystal BiCMOS (Bipolar Complementary Metal Oxide Semiconductor) integrated device based on self-aligning process and manufacturing method thereof
CN102751289B (en) A kind of three strained-soi Si base BiCMOS integrated device and preparation methods based on crystal face selection
CN102820305B (en) Mixed-crystal-face strain-Si vertical-channel CMOS (complementary metal oxide semiconductor) integrated device and preparation method
CN102751283B (en) A kind of mixing crystal face strain Si strain SiGe plane BiCMOS integrated device and preparation method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150520

Termination date: 20200716