CN102722109A - Regulating device for high-speed interface terminal load - Google Patents

Regulating device for high-speed interface terminal load Download PDF

Info

Publication number
CN102722109A
CN102722109A CN 201210161506 CN201210161506A CN102722109A CN 102722109 A CN102722109 A CN 102722109A CN 201210161506 CN201210161506 CN 201210161506 CN 201210161506 A CN201210161506 A CN 201210161506A CN 102722109 A CN102722109 A CN 102722109A
Authority
CN
Grant status
Application
Patent type
Prior art keywords
circuit
regulating
terminal
high
speed
Prior art date
Application number
CN 201210161506
Other languages
Chinese (zh)
Inventor
陈�峰
Original Assignee
常州芯奇微电子科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Abstract

The invention discloses a regulating device for a high-speed interface terminal load. The regulating device comprises a signal receiving terminal, an automatic regulating circuit and a protection circuit. The signal receiving terminal is electrically connected with the automatic regulating circuit, the protection circuit is connected with the automatic regulating circuit in parallel, the automatic regulating circuit comprises a control circuit, a switch circuit, an adjustable resistor circuit, a termination circuit and an amplification comparison circuit, the control circuit is respectively in electrical connection with the switch circuit, the adjustable resistor circuit and the termination circuit, and the amplification circuit is connected with the adjustable resistor circuit in parallel. According to the above mode, the regulating device for the high-speed interface terminal load, provided by the invention, can improve the sensitivity and the accuracy of system signal receiving of a high-speed interface.

Description

高速接口终端负载的调节装置 High-speed interface terminal load adjustment device

技术领域 FIELD

[0001] 本发明涉及电子电路领域,特别是涉及一种高速接口终端负载的调节装置。 [0001] The present invention relates to electronic circuits, and more particularly relates to a high-speed adjustment means of the interface terminal load.

背景技术 Background technique

[0002] 一般的电子器件都有管脚或端口,而器件之间的连接侧是通过多层电路板上的金属线或分离的金属电缆来实现的。 [0002] Usually the electronic devices have pins or ports are connected between the side of the device is a multilayer circuit board by a metal wire or a metal cable separation achieved. 信号传输可以是一个或多个端口,而信号方式可以是单根或差分模式。 Signal transmission may be one or more ports, and the signal may be a single mode or differential mode. 对于高速率的信号传输,必须使用匹配的终端负载,以减少反射造成的信号损失和由此带来的噪声。 For high-speed signal transmission, the terminal must match the load, in order to reduce signal loss due to reflection and resulting noise. 对匹配的终端负载的精确控制,则是保证数据传输数率的关键。 Precise control terminal load matching, it is critical to ensure the data transfer rate. 环境的改变,例如制造过程,电压,温度的改变,通常也会改变终端口匹配电阻值。 Changes in the environment, such as the manufacture process, voltage, changes in temperature, will usually change the resistance value of the matching port terminal. 这样,当环境因素改变时,我们需要保持终端电阻的阻值。 Thus, when the environmental factor changes, we need to keep the resistance of the terminating resistor. 通常调整匹配电阻的方法是用一个外部电阻作为参考,来保持终端电阻值。 The method of adjusting the matching resistance is typically an external resistor is used as a reference, to keep the terminal resistance value. 但是,外加电阻需要器件另加管脚。 However, the device requires additional external resistor pin. 另加的管脚浪费了可利用的空间,增加了器件的成本。 Additional pin wasted space available, increasing the cost of the device. 此外,即使终端电阻以一种未知的方式被保持在一个可选择的值,传输的电阻值也会由于传输的的信号频率和设计结构的改变而改变。 Further, even if the terminal resistors in an unknown manner is held in a resistance value, a selectable transmission signal frequency also changes due to the structure and design of the transmission is changed. 因此,即使终端电阻值保持在可选择的值,终端电阻值和传输的电阻值之间的不匹配也会存在。 Accordingly, even when the termination resistance value of the resistance value is maintained between selectable value, and the resistance value of the terminal transmission mismatch will exist. 终端电阻值和传输线的电阻值之间的不匹配也许会导致终端接受信号的退化,或者是导致在终端信号检测的困难或错误。 Mismatch between the resistance value of the termination resistance value of the transmission line may result in degradation of the signal receiving terminal, or cause difficulties or errors in the signal detection terminal.

发明内容 SUMMARY

[0003] 本发明主要解决的技术问题是提供一种高速接口终端负载的调节装置,能够提高高速接口接收系统信号的灵敏度和精确度。 [0003] The present invention solves the technical problem of providing a high-speed interface to the terminal load adjusting device can be improved sensitivity and accuracy of the signal receiving system high-speed interface.

[0004] 为解决上述技术问题,本发明采用的一个技术方案是:提供一种高速接口终端负载的调节装置,包括:信号接收终端、自动调节电路和保护电路,所述信号接收终端与自动调节电路电性连接,所述保护电路与自动调节电路并联,所述自动调节电路包括控制电路、开关电路、可调电阻电路、终止电路和放大比较电路,所述控制电路分别于开关电路、可调电阻电路和终止电路电性连接,所述放大比较电路与可调电阻电路并联。 [0004] To solve the above problems, an aspect of the present invention is that: a terminal interface to provide a high-speed load adjusting apparatus, comprising: a signal receiving terminal, and protection circuits automatically adjust the signal receiving terminal with automatic adjustment circuit is electrically connected to the protection circuit in parallel with the automatic adjusting circuit, said automatic adjusting circuit comprises a control circuit, the switching circuit, an adjustable resistor circuit, amplifying circuit and a comparator circuit termination, respectively the control circuit to the switch circuit, adjustable and termination resistance circuit electrically connected to the circuit, the amplifying comparator circuit in parallel with the resistor circuit is adjustable.

[0005] 在本发明一个较佳实施例中,所述自动调节电路上还电性连接有检测电路,所述检测电路与保护电路电性连接。 [0005] In a preferred embodiment of the present invention, the automatic adjusting circuit is further electrically connected to a detection circuit, the detection circuit electrically connected to the protection circuit.

[0006] 在本发明一个较佳实施例中,所述可调电阻电路为多个可调电阻阵列。 [0006] In a preferred embodiment of the present invention, the adjustable resistance circuit is a plurality of adjustable resistor arrays.

[0007] 在本发明一个较佳实施例中,所述信号接收终端与控制电路相连接。 [0007] In a preferred embodiment of the present invention, the signal receiving terminal connected to the control circuit.

[0008] 在本发明一个较佳实施例中,所述放大比较电路上连接有存储电路。 [0008] In a preferred embodiment of the present invention, the amplifying comparator circuit connected to a memory circuit.

[0009] 本发明的有益效果是:本发明高速接口终端负载的调节装置能够提高高速接口接收系统信号的灵敏度和精确度。 [0009] Advantageous effects of the present invention are: high-speed interface terminal load adjustment device of the present invention can improve the sensitivity and accuracy of the system interface to receive high-speed signals.

附图说明 BRIEF DESCRIPTION

[0010] 图I是本发明高速接口终端负载的调节装置一较佳实施例的结构示意图; [0010] FIG. I is a schematic structural diagram of a high-speed adjustment means of the interface terminal of the present invention, the load of a preferred embodiment;

附图中各部件的标记如下:1、信号接收终端,2、自动调节电路,3、保护电路,4、控制电路,5、开关电路,6、可调电阻电路,7、终止电路,8、放大比较电路,9、检测电路,10、存储电路。 In reference numerals of the components are as follows: 1, a signal receiving terminal 2, the automatic adjustment circuit 3, a protection circuit 4, a control circuit 5, a switching circuit 6, an adjustable resistor circuit 7, the termination circuit 8, amplifying comparator circuit 9, a detection circuit 10, the memory circuit.

具体实施方式 detailed description

[0011] 下面结合附图对本发明的较佳实施例进行详细阐述,以使本发明的优点和特征能更易于被本领域技术人员理解,从而对本发明的保护范围做出更为清楚明确的界定。 Detail drawings of the preferred embodiment of the present invention [0011] below with reference to enable features and advantages of the present invention can be more readily understood by those skilled in the art, in order to make more clear and unambiguous definition of the scope of the present invention .

[0012] 请参阅图1,一种高速接口终端负载的调节装置,包括:信号接收终端I、自动调节电路2和保护电路3,所述信号接收终端I与自动调节电路2电性连接,所述保护电路3与自动调节电路2并联,所述自动调节电路2包括控制电路4、开关电路5、可调电阻电路6、终止电路7和放大比较电路8,所述控制电路4分别于开关电路5、可调电阻电路6和终止电路7电性连接,所述放大比较电路8与可调电阻电路6并联。 [0012] Referring to FIG. 1, a high-speed interface terminal means for regulating a load, comprising: a signal receiving terminal I, the automatic adjusting circuit 2 and a protection circuit 3, the signal receiving terminal I 2 with automatic adjustment circuit electrically connected to the said second parallel circuit protection with automatic adjustment circuit 3, the automatic adjustment circuit 4 includes a control circuit 2, switching circuit 5, an adjustable resistor circuit 6, a termination amplifying circuit 7 and comparison circuit 8, the control circuit 4 to the switch circuit are respectively 5, 7 electrically adjustable resistor termination circuit 6 and the circuit, the amplification circuit 8 in parallel with the variable resistor 6 the comparator circuit.

[0013] 另外,所述自动调节电路2上还电性连接有检测电路9,所述检测电路与保护电路电性连接。 [0013] Further, the automatic adjusting circuit 2 is also electrically connected to a detection circuit 9, the detection circuit and protection circuit is electrically connected.

[0014] 另外,所述可调电阻电路6为多个可调电阻阵列。 [0014] Further, the adjustable resistance circuit 6 into a plurality of adjustable resistor arrays.

[0015]另外,所述信号接收终端I与控制电路4相连接。 [0015] Further, the signal I and the receiving terminal 4 is connected to the control circuit.

[0016] 另外,所述放大比较电路8上连接有存储电路10。 [0016] Further, the amplifying comparator circuit 8 is connected to the memory circuit 10.

[0017] 区别于现有技术,本发明高速接口终端负载的调节装置能够提高高速接口接收系统信号的灵敏度和精确度。 [0017] distinguished from the prior art, the present invention is a high-speed interface terminal load adjusting apparatus capable of improving the sensitivity and accuracy of the system interface to receive high-speed signals.

[0018] 以上所述仅为本发明的实施例,并非因此限制本发明的专利范围,凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换,或直接或间接运用在其他相关的技术领域,均同理包括在本发明的专利保护范围内。 [0018] The embodiments described above are only embodiments of the present invention, not intended to limit the scope of the present invention, all utilize the present specification and drawings taken equivalent structures or equivalent process, or other direct or indirect application Related technical fields shall fall within the scope of protection of the present invention.

Claims (5)

  1. 1. 一种高速接口终端负载的调节装置,其特征在于,包括:信号接收终端、自动调节电路和保护电路,所述信号接收终端与自动调节电路电性连接,所述保护电路与自动调节电路并联,所述自动调节电路包括控制电路、开关电路、可调电阻电路、终止电路和放大比较电路,所述控制电路分别于开关电路、可调电阻电路和终止电路电性连接,所述放大比较电路与可调电阻电路并联。 1. A high speed interface terminal load adjusting apparatus comprising: a signal receiving terminal, and protection circuits automatically adjust the signal receiving terminal with automatic adjustment circuit is electrically connected to the protection circuit with automatic adjustment circuit in parallel, the automatic adjustment circuit includes a control circuit, the switching circuit, an adjustable resistor circuit, amplifying circuit and a comparator circuit termination, respectively, the control circuit switching circuit, an adjustable resistor circuit and a termination circuit is electrically connected to the amplifying comparator circuit with adjustable resistance connected in parallel circuit.
  2. 2.根据权利要求I所述的高速接口终端负载的调节装置,其特征在于,所述自动调节电路上还电性连接有检测电路,所述检测电路与保护电路电性连接。 The adjusting means of the high-speed interface I terminator claim, wherein said automatic adjusting circuit is further electrically connected to a detection circuit, the detection circuit is electrically connected to the circuit protection.
  3. 3.根据权利要求I所述的高速接口终端负载的调节装置,其特征在于,所述可调电阻电路为多个可调电阻阵列。 According to claim I of the adjusting means of the high-speed interface terminal load, characterized in that said variable resistance circuit for the plurality of adjustable resistor arrays.
  4. 4.根据权利要求I所述的高速接口终端负载的调节装置,其特征在于,所述信号接收终端与控制电路相连接。 The adjusting means of the high-speed interface I terminator claim, wherein said signal receiving terminal connected to the control circuit.
  5. 5.根据权利要求I所述的高速接口终端负载的调节装置,其特征在于,所述放大比较电路上连接有存储电路。 The adjusting device according to a high-speed interface to the terminal I as claimed in claim load, wherein the amplifying comparator circuit connected to a memory circuit.
CN 201210161506 2012-05-23 2012-05-23 Regulating device for high-speed interface terminal load CN102722109A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201210161506 CN102722109A (en) 2012-05-23 2012-05-23 Regulating device for high-speed interface terminal load

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201210161506 CN102722109A (en) 2012-05-23 2012-05-23 Regulating device for high-speed interface terminal load

Publications (1)

Publication Number Publication Date
CN102722109A true true CN102722109A (en) 2012-10-10

Family

ID=46947910

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201210161506 CN102722109A (en) 2012-05-23 2012-05-23 Regulating device for high-speed interface terminal load

Country Status (1)

Country Link
CN (1) CN102722109A (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6026456A (en) * 1995-12-15 2000-02-15 Intel Corporation System utilizing distributed on-chip termination
CN1466836A (en) * 2000-07-27 2004-01-07 莱恩克实验股份有限公司 Data transmission equipment and method
US20040004494A1 (en) * 2002-07-05 2004-01-08 Song Ho-Young Semiconductor integrated circuit with termination circuit
US7102381B2 (en) * 2004-06-29 2006-09-05 Intel Corporation Adaptive termination for optimum signal detection
KR20070023457A (en) * 2005-08-24 2007-02-28 삼성전자주식회사 High speed test data generator capable of inserting noise and automatic test system using the same
CN101483646A (en) * 2009-01-22 2009-07-15 浙江大学;浙江中控技术股份有限公司 Method and interface for high-speed communication on bus
CN101521638A (en) * 2008-02-25 2009-09-02 陈 峰;陈效军 Automatic tracking optimization device loaded at high-speed interface terminal
CN201975076U (en) * 2009-08-07 2011-09-14 天津威磊电子技术有限公司 Usb Universal Programmer
CN202649725U (en) * 2012-05-23 2013-01-02 常州芯奇微电子科技有限公司 Adjusting device for high-speed interface terminal load

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6026456A (en) * 1995-12-15 2000-02-15 Intel Corporation System utilizing distributed on-chip termination
CN1466836A (en) * 2000-07-27 2004-01-07 莱恩克实验股份有限公司 Data transmission equipment and method
US20040004494A1 (en) * 2002-07-05 2004-01-08 Song Ho-Young Semiconductor integrated circuit with termination circuit
US7102381B2 (en) * 2004-06-29 2006-09-05 Intel Corporation Adaptive termination for optimum signal detection
KR20070023457A (en) * 2005-08-24 2007-02-28 삼성전자주식회사 High speed test data generator capable of inserting noise and automatic test system using the same
CN101521638A (en) * 2008-02-25 2009-09-02 陈 峰;陈效军 Automatic tracking optimization device loaded at high-speed interface terminal
CN101483646A (en) * 2009-01-22 2009-07-15 浙江大学;浙江中控技术股份有限公司 Method and interface for high-speed communication on bus
CN201975076U (en) * 2009-08-07 2011-09-14 天津威磊电子技术有限公司 Usb Universal Programmer
CN202649725U (en) * 2012-05-23 2013-01-02 常州芯奇微电子科技有限公司 Adjusting device for high-speed interface terminal load

Similar Documents

Publication Publication Date Title
US20060226868A1 (en) Semiconductor device capable of controlling OCD and ODT circuits and control method used by the semiconductor device
US6417675B1 (en) Receiver impedance calibration arrangements in full duplex communication systems
US7574318B2 (en) I/O port tester
US20070120574A1 (en) Method and apparatus for can bus auto-termination
US20060006902A1 (en) Methods and apparatus for improving impedance tolerance of on-die termination elements
US20070096720A1 (en) Impedance calibration for source series terminated serial link transmitter
CN201993124U (en) Multi-channel physical quantity measuring device
US20090104799A1 (en) Adapter for usb and audio interface
CN1777005A (en) DC/DC power source aligument circuit capable of controlling power-on time and order
CN201774453U (en) Power supply voltage detection circuit of switching power supply
US20080278280A1 (en) Termination Compensation for Differential Signals on Glass
US5293005A (en) Electronic device having high-density wiring
US7544064B2 (en) Cyclindrical impedance matching connector standoff with optional common mode ferrite
US6840808B2 (en) Connector for a plurality of switching assemblies with compatible interfaces
US20100253374A1 (en) Method and apparatus for Terminating A Test Signal Applied To Multiple Semiconductor Loads Under Test
US20030016514A1 (en) Systems having modules sharing on module terminations
US20100265537A1 (en) Peripheral component interconnect express (pci-e) signal transmission apparatus and image forming apparatus using the same
US20090007048A1 (en) Design structure for a computer memory system with a shared memory module junction connector
US20070194968A1 (en) Memory system including a power divider on a multi module memory bus
CN101923530A (en) Adapter card from PCI (Peripheral Component Interconnect) Express X1 to CPCI (Compact Peripheral Component Interconnect) Express X1
JP2008182516A (en) Interface circuit and semiconductor integrated circuit
US5191303A (en) High speed probe attenuator
US20050086418A1 (en) Circuit and system for accessing memory modules
US20110193568A1 (en) Impedance correction device and method thereof
US7646262B2 (en) High speed wideband differential signal distribution

Legal Events

Date Code Title Description
C06 Publication
C10 Entry into substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)