CN102722109A - Regulating device for high-speed interface terminal load - Google Patents

Regulating device for high-speed interface terminal load Download PDF

Info

Publication number
CN102722109A
CN102722109A CN2012101615061A CN201210161506A CN102722109A CN 102722109 A CN102722109 A CN 102722109A CN 2012101615061 A CN2012101615061 A CN 2012101615061A CN 201210161506 A CN201210161506 A CN 201210161506A CN 102722109 A CN102722109 A CN 102722109A
Authority
CN
China
Prior art keywords
circuit
speed interface
regulating device
interface terminal
auto
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2012101615061A
Other languages
Chinese (zh)
Inventor
陈�峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CHANGZHOU XINQI MICROELECTRONICS TECHNOLOGY Co Ltd
Original Assignee
CHANGZHOU XINQI MICROELECTRONICS TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHANGZHOU XINQI MICROELECTRONICS TECHNOLOGY Co Ltd filed Critical CHANGZHOU XINQI MICROELECTRONICS TECHNOLOGY Co Ltd
Priority to CN2012101615061A priority Critical patent/CN102722109A/en
Publication of CN102722109A publication Critical patent/CN102722109A/en
Pending legal-status Critical Current

Links

Images

Abstract

The invention discloses a regulating device for a high-speed interface terminal load. The regulating device comprises a signal receiving terminal, an automatic regulating circuit and a protection circuit. The signal receiving terminal is electrically connected with the automatic regulating circuit, the protection circuit is connected with the automatic regulating circuit in parallel, the automatic regulating circuit comprises a control circuit, a switch circuit, an adjustable resistor circuit, a termination circuit and an amplification comparison circuit, the control circuit is respectively in electrical connection with the switch circuit, the adjustable resistor circuit and the termination circuit, and the amplification circuit is connected with the adjustable resistor circuit in parallel. According to the above mode, the regulating device for the high-speed interface terminal load, provided by the invention, can improve the sensitivity and the accuracy of system signal receiving of a high-speed interface.

Description

The regulating device of loaded at high-speed interface terminal
Technical field
The present invention relates to electronic circuit field, particularly relate to a kind of regulating device of loaded at high-speed interface terminal.
Background technology
General electron device all has pin or port, and the connection side between the device is to realize through the metallic cable of metal wire on the multilayer circuit board or separation.The signal transmission can be one or more ports, and aspect can be single or difference modes.Signal for two-forty transmits, and must use the terminator of coupling, reflects the loss of signal that causes and the noise that brings thus to reduce.To the accurate control of terminator of coupling, then be the key that guarantees data transmission rate.The change of environment, manufacture process for example, voltage, the change of temperature also can change terminal port build-out resistor value usually.Like this, when environmental factor changed, we need keep the resistance of terminal resistance.Usually the method for adjustment build-out resistor is with a non-essential resistance as a reference, keeps termination resistance value.But external resistor needs device to add pin in addition.The pin that other adds has been wasted available space, has increased device cost.In addition, even terminal resistance is maintained at a selectable value with a kind of mode of the unknown, the resistance value of transmission also can owing to transmission signal frequency and the change of project organization change.Therefore, even termination resistance value remains on selectable value, not matching between the resistance value of termination resistance value and transmission also can exist.Perhaps, not matching between the resistance value of termination resistance value and transmission line can cause the degeneration of terminal acknowledge(ment) signal, or causes difficulty or mistake in the terminal signaling detection.
Summary of the invention
The technical matters that the present invention mainly solves provides a kind of regulating device of loaded at high-speed interface terminal, can improve the sensitivity and the degree of accuracy of high-speed interface receiving system signal.
For solving the problems of the technologies described above; The technical scheme that the present invention adopts is: the regulating device that a kind of loaded at high-speed interface terminal is provided; Comprise: reception signal terminal, auto-adjusting circuit and holding circuit; Said reception signal terminal and auto-adjusting circuit electrically connect, and said holding circuit is parallelly connected with auto-adjusting circuit, and said auto-adjusting circuit comprises control circuit, on-off circuit, adjustable resistance circuit, termination circuit and amplification comparator circuit; Said control circuit electrically connects respectively at on-off circuit, adjustable resistance circuit and termination circuit, and said amplification comparator circuit is parallelly connected with the adjustable resistance circuit.
In preferred embodiment of the present invention, also be electrically connected with testing circuit on the said auto-adjusting circuit, said testing circuit and holding circuit electrically connect.
In preferred embodiment of the present invention, said adjustable resistance circuit is a plurality of adjustable resistance arrays.
In preferred embodiment of the present invention, said reception signal terminal is connected with control circuit.
In preferred embodiment of the present invention, be connected with memory circuit on the said amplification comparator circuit.
The invention has the beneficial effects as follows: the regulating device of loaded at high-speed interface terminal of the present invention can improve the sensitivity and the degree of accuracy of high-speed interface receiving system signal.
Description of drawings
Fig. 1 is the structural representation of regulating device one preferred embodiment of loaded at high-speed interface terminal of the present invention;
The mark of each parts is following in the accompanying drawing: 1, reception signal terminal, 2, auto-adjusting circuit, 3, holding circuit, 4, control circuit; 5, on-off circuit, 6, the adjustable resistance circuit, 7, termination circuit; 8, amplify comparator circuit, 9, testing circuit, 10, memory circuit.
Embodiment
Below in conjunction with accompanying drawing preferred embodiment of the present invention is set forth in detail, thereby protection scope of the present invention is made more explicit defining so that advantage of the present invention and characteristic can be easier to it will be appreciated by those skilled in the art that.
See also Fig. 1; A kind of regulating device of loaded at high-speed interface terminal; Comprise: reception signal terminal 1, auto-adjusting circuit 2 and holding circuit 3; Said reception signal terminal 1 electrically connects with auto-adjusting circuit 2, and said holding circuit 3 is parallelly connected with auto-adjusting circuit 2, and said auto-adjusting circuit 2 comprises control circuit 4, on-off circuit 5, adjustable resistance circuit 6, termination circuit 7 and amplifies comparator circuit 8; Said control circuit 4 electrically connects respectively at on-off circuit 5, adjustable resistance circuit 6 and termination circuit 7, and said amplification comparator circuit 8 is parallelly connected with adjustable resistance circuit 6.
In addition, also be electrically connected with testing circuit 9 on the said auto-adjusting circuit 2, said testing circuit and holding circuit electrically connect.
In addition, said adjustable resistance circuit 6 is a plurality of adjustable resistance arrays.
In addition, said reception signal terminal 1 is connected with control circuit 4.
In addition, be connected with memory circuit 10 on the said amplification comparator circuit 8.
Be different from prior art, the regulating device of loaded at high-speed interface terminal of the present invention can improve the sensitivity and the degree of accuracy of high-speed interface receiving system signal.
The above is merely embodiments of the invention; Be not so limit claim of the present invention; Every equivalent structure or equivalent flow process conversion that utilizes instructions of the present invention and accompanying drawing content to be done; Or directly or indirectly be used in other relevant technical fields, all in like manner be included in the scope of patent protection of the present invention.

Claims (5)

1. the regulating device of a loaded at high-speed interface terminal; It is characterized in that; Comprise: reception signal terminal, auto-adjusting circuit and holding circuit; Said reception signal terminal and auto-adjusting circuit electrically connect, and said holding circuit is parallelly connected with auto-adjusting circuit, and said auto-adjusting circuit comprises control circuit, on-off circuit, adjustable resistance circuit, termination circuit and amplification comparator circuit; Said control circuit electrically connects respectively at on-off circuit, adjustable resistance circuit and termination circuit, and said amplification comparator circuit is parallelly connected with the adjustable resistance circuit.
2. the regulating device of loaded at high-speed interface terminal according to claim 1 is characterized in that, also is electrically connected with testing circuit on the said auto-adjusting circuit, and said testing circuit and holding circuit electrically connect.
3. the regulating device of loaded at high-speed interface terminal according to claim 1 is characterized in that, said adjustable resistance circuit is a plurality of adjustable resistance arrays.
4. the regulating device of loaded at high-speed interface terminal according to claim 1 is characterized in that, said reception signal terminal is connected with control circuit.
5. the regulating device of loaded at high-speed interface terminal according to claim 1 is characterized in that, is connected with memory circuit on the said amplification comparator circuit.
CN2012101615061A 2012-05-23 2012-05-23 Regulating device for high-speed interface terminal load Pending CN102722109A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2012101615061A CN102722109A (en) 2012-05-23 2012-05-23 Regulating device for high-speed interface terminal load

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2012101615061A CN102722109A (en) 2012-05-23 2012-05-23 Regulating device for high-speed interface terminal load

Publications (1)

Publication Number Publication Date
CN102722109A true CN102722109A (en) 2012-10-10

Family

ID=46947910

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2012101615061A Pending CN102722109A (en) 2012-05-23 2012-05-23 Regulating device for high-speed interface terminal load

Country Status (1)

Country Link
CN (1) CN102722109A (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6026456A (en) * 1995-12-15 2000-02-15 Intel Corporation System utilizing distributed on-chip termination
CN1466836A (en) * 2000-07-27 2004-01-07 莱恩克实验股份有限公司 Data transmission equipment and method
US20040004494A1 (en) * 2002-07-05 2004-01-08 Song Ho-Young Semiconductor integrated circuit with termination circuit
US7102381B2 (en) * 2004-06-29 2006-09-05 Intel Corporation Adaptive termination for optimum signal detection
KR20070023457A (en) * 2005-08-24 2007-02-28 삼성전자주식회사 High speed test data generator capable of inserting noise and automatic test system using the same
CN101483646A (en) * 2009-01-22 2009-07-15 浙江大学 Method and interface for high-speed communication on bus
CN101521638A (en) * 2008-02-25 2009-09-02 陈�峰 Automatic tracking optimization device loaded at high-speed interface terminal
CN201975076U (en) * 2009-08-07 2011-09-14 天津威磊电子技术有限公司 Universal serial bus (USB) universal programming device
CN202649725U (en) * 2012-05-23 2013-01-02 常州芯奇微电子科技有限公司 Adjusting device for high-speed interface terminal load

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6026456A (en) * 1995-12-15 2000-02-15 Intel Corporation System utilizing distributed on-chip termination
CN1466836A (en) * 2000-07-27 2004-01-07 莱恩克实验股份有限公司 Data transmission equipment and method
US20040004494A1 (en) * 2002-07-05 2004-01-08 Song Ho-Young Semiconductor integrated circuit with termination circuit
US7102381B2 (en) * 2004-06-29 2006-09-05 Intel Corporation Adaptive termination for optimum signal detection
KR20070023457A (en) * 2005-08-24 2007-02-28 삼성전자주식회사 High speed test data generator capable of inserting noise and automatic test system using the same
CN101521638A (en) * 2008-02-25 2009-09-02 陈�峰 Automatic tracking optimization device loaded at high-speed interface terminal
CN101483646A (en) * 2009-01-22 2009-07-15 浙江大学 Method and interface for high-speed communication on bus
CN201975076U (en) * 2009-08-07 2011-09-14 天津威磊电子技术有限公司 Universal serial bus (USB) universal programming device
CN202649725U (en) * 2012-05-23 2013-01-02 常州芯奇微电子科技有限公司 Adjusting device for high-speed interface terminal load

Similar Documents

Publication Publication Date Title
US7746090B1 (en) System for testing connections of two connectors
US20130179603A1 (en) Apparatus and method of identifying a usb or an mhl device
EP2863652B1 (en) Audio interface self-adaptation device
CN102445590A (en) Current detection circuit used for judging state of an antenna
US9857420B2 (en) Method for determining a condition of pin connection of the integrated circuit and integrated circuit thereof
US20130241641A1 (en) Signal amplifier circuit for usb port
US9532137B2 (en) Method and device for matching with audio interface of mobile terminal, and electronic signature token
US9257737B2 (en) Antenna switching circuit and electronic device and antenna switching method thereof
CN201392383Y (en) Test device
US8724474B2 (en) Telecommunication port testing apparatus
CN202649725U (en) Adjusting device for high-speed interface terminal load
US7746195B2 (en) Circuit topology for multiple loads
US7573353B2 (en) Circuit topology for multiple loads
CN102722109A (en) Regulating device for high-speed interface terminal load
CN111220931A (en) Detection circuit
CN104796205A (en) Antenna self-inspection device
CN103220370A (en) Method and device for achieving single wire protocol (SWP) interface and SWP system
CN109412595A (en) A kind of sample circuit
CN101324643A (en) Device and method for testing transmission line characteristic impedance
US20120056611A1 (en) Connection detection circuit
CN202794422U (en) Recommended standard (RS) 422 interface loop test jig
CN105337110A (en) Intelligent socket
CN202421281U (en) Current detecting circuit for judging state of antenna
CN104022744A (en) Operational amplifier
US20120280672A1 (en) Power supply circuit for universal serial bus port

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20121010